

CS226

DIGITAL LOGIC DESIGN

Project

Name:

Deepanshu

Megha Baboria

Nitin Kumar

Vikas Panwar

Roll Number:

190050032

190050067

190050073

190050129

May 22, 2021

Design Documentation

We have designed an 8 register, 16 bit computer system . It has 8 general-purpose registers (R0 to R7) and can implement 15 basic general purpose instructions. The design of our computing system consists of the following main components:

- controller-FSM
 - IITB_Proc
- datapath (ALU, Registers, Register file etc.)
 - ALU
 - sixteen_bit_nand
 - sixteen_bit_xor
 - Sixteen_bit_adder
 - Register_File
 - Memory

ALU

entity ALU is

```
port( alu_A,alu_B : in std_logic_vector(15 downto 0);  
      op_type : in std_logic_vector(1 downto 0);  
      C_out, Z_out: out std_logic;  
      alu_C : out std_logic_vector(15 downto 0));
```

end entity;

It has two 16-bit inputs alu_A and alu_B and another two bit control input op_type which determines what operation is to be performed. The different operation performed by ALU are :

- If op_type = "00" :
 - Addition of two 16-bit inputs to get a carry and an output

- If op_type = "01":
Nand of two sixteen bit inputs.
- If op_type = "10"
Xor of two sixteen bit inputs.

Note : I have implemented xor instead of subtract to check if the two inputs are equal.

The ALU outputs a 16 bit number along with the following single bit flags:

- C_out : It gets set to 1 if we have carry output resulting by addition.
- Z_out : It gets set to 1 if the output generated by the operation is zero.

Register_File

entity Register_File is

```
port( A1,A2,A3 : in std_logic_vector(2 downto 0);
      D3: in std_logic_vector(15 downto 0);
      clk,wr,reset: in std_logic ;
      D1, D2: out std_logic_vector(15 downto 0));
```

end entity;

It consists of eight 16-bit registers and allows writing into the register and reading from the registers.

It allows two registers to be read at a time. Which registers are to be read is decided by A1, A2 and their value is read into D1 and D2 asynchronously. A3 determines the register we want to write into and D3 is the value to be written synchronously provided the wr flag is high.

Memory

entity memory is

```
port (wr_en,rd_en,clk: in std_logic;
```

```
        Addr_in, D_in: in std_logic_vector(15 downto 0);  
        D_out: out std_logic_vector(15 downto 0));  
end entity;
```

This allows reading from the memory and writing into the memory.

To read : We need to provide the address from which we want to read in Addr_in and make rd_en (read enabler) high.

To write : We provide the address to which we want to write in D_in. It gets written provided the wr_en (write enabler) is high.

IITB Proc

```
entity IITB_PROC is  
    port (clk,rst : in std_logic);  
end entity;
```

This is the heart of our machine. It integrates the various sub-components (Memory, ALU and Register File). It also has temporary registers (T1,T2,T3,T4,IR).

It takes the OpCode (most significant four bits of any instruction) and values of C, Z registers as input in its output logic and for state transition.

We have implemented the finite state machine in this part using behavioural VHDL logic. Our machine is of Mealy type with 22 (S0 to S20, Sres, Spc) different states. The machine is Mealy since the output (i.e control signals) depends on the input (i.e OpCode and C,Z).

The implementation of different instructions by our finite state machine is shown below :

ADD, ADC, ADZ

S₀

PC → Mem-Address
Mem-data-out → IR

S₁

IR[11-9] → RF-A₁
IR[8-6] → RF-A₂
RF-D₁ → T₁
RF-D₂ → T₂

S₂

T₁ → ALU-x
T₂ → ALU-y
ALU-out → T₃
~~carry-out~~ → c
~~zero-out~~ → z

ADD

S₃

T₃ → RF-D₃
IR[5-3] → RF-A₃
carry-out → c
zero-out → z

SPC

PC → ALU-x
+2 → ALU-y
ALU-out → PC

ADI

S₀

PC → Mem-Address
Mem-data-out → IR

S₄

IR[11-9] → RF-A₁
IR[5-0] → SE10-in
RF-D₁ → T₁
SE10-out → T₂

S₂

T₁ → ALU-x
T₂ → ALU-y
ALU-out → T₃
ADI






S₅

T₃ → RF-D₃
IR[8-6] → RF-A₃
carry-out → c
zero-out → z





SPC

PC → ALU-x
+2 → ALU-y
ALU-out → PC






NDU, NDC, NDZ








LHI



LW




SW




LA


S₀




S₁₁



S₁₂




S₁₃




T₂ < 8

S₁₄









otherwise

S_{pc}




SA




BEQ


S₀



S₁




S₂




zero_out = 1.

S₁₇




else

S_{pc}




JAL


S₀



S₁₈




S₁₉




JLR


S₀




S₁₈





S₂₀



COMPLETE STATE DIAGRAM







For testing purposes, we initialized state to restart state and pointer pc to “0000000000000000” and then observed the various internal signals (RF_A1,RF_A2,RF_A3,RF_D1,..etc) in each cycle.

Following waveform shows variation in following :

RF_A1,RF_A2,RF_A3,RF_D1,RF_D2,RF_D3,IR,PC,Mem_address,Mem_data_in,
Mem_data_out

