CS226

DIGITAL LOGIC DESIGN

Project

Name:	Roll Number:
Deepanshu	190050032
Megha Baboria	190050067
Nitin Kumar	190050073
Vikas Panwar	190050129

May 22, 2021

Design Documentation

We have designed an 8 register, 16 bit computer system. It has 8 general-purpose registers (R0 to R7) and can implement 15 basic general purpose instructions. The design of our computing system consists of the following main components:

```
controller-FSM
```

- o IITB_Proc
- datapath (ALU, Registers, Register file etc.)
 - ALU
 - sixteen_bit_nand
 - sixteen bit xor
 - Sixteen_bit_adder
 - o Register File
 - Memory

ALU

```
entity ALU is
    port( alu_A,alu_B : in std_logic_vector(15 downto 0);
        op_type : in std_logic_vector(1 downto 0);
        C_out, Z_out: out std_logic;
        alu_C : out std_logic_vector(15 downto 0));
end entity;
```

It has two 16-bit inputs alu_A and alu_B and another two bit control input op_type which determines what operation is to be performed. The different operation performed by ALU are :

If op_type = "00" :
 Addition of two 16-bit inputs to get a carry and an output

- If op_type = "01":Nand of two sixteen bit inputs.
- If op_type = "10"Xor of two sixteen bit inputs.

Note: I have implemented xor instead of subtract to check if the two inputs are equal.

The ALU outputs a 16 bit number along with the following single bit flags:

- C_out: It gets set to 1 if we have carry output resulting by addition.
- Z_out: It gets set to 1 if the output generated by the operation is zero.

Register File

```
entity Register_File is

port( A1,A2,A3 : in std_logic_vector(2 downto 0);

D3: in std_logic_vector(15 downto 0);

clk,wr,reset: in std_logic;

D1, D2: out std_logic_vector(15 downto 0));

end entity;
```

It consists of eight 16-bit registers and allows writing into the register and reading from the registers.

It allows two registers to be read at a time. Which registers are to be read is decided by A1, A2 and their value is read into D1 and D2 asynchronously. A3 determines the register we want to write into and D3 is the value to be written synchronously provided the wr flag is high.

Memory

```
entity memory is port (wr_en,rd_en,clk: in std_logic;
```

```
Addr_in, D_in: in std_logic_vector(15 downto 0); 
D_out: out std_logic_vector(15 downto 0)); 
end entity;
```

This allows reading from the memory and writing into the memory.

To read : We need to provide the address from which we want to read in Addr_in and make rd_en (read enabler) high.

To write: We provide the address to which we want to write in D_in. It gets written provided the wr_en (write enabler) is high.

IITB Proc


This is the heart of our machine. It integrates the various sub-components (Memory, ALU and Register File). It also has temporary registers (T1,T2,T3,T4,IR).

It takes the OpCode (most significant four bits of any instruction) and values of C, Z registers as input in its output logic and for state transition.


We have implemented the finite state machine in this part using behavioural VHDL logic. Our machine is of Mealy type with 22 (S0 to S20, Sres, Spc) different states. The machine is Mealy since the output (i.e control signals) depends on the input (i.e OpCode and C,Z).


The implementation of different instructions by our finite state machine is shown below:

ADD, ADC, ADZ




$$\begin{array}{cccc}
S_1 & & & \\
IR[11-9] & \longrightarrow RF_-A_1 \\
IR[8-6] & \longrightarrow RF_-A_2 \\
RF_-D_1 & \longrightarrow & T_1 \\
RF_-D_2 & \longrightarrow & T_2.
\end{array}$$








ADI




$$\begin{array}{c} IR[II-9] \longrightarrow RF_{-}A_{1} \\ IR[S-0] \longrightarrow SE_{10-III} \\ RF_{-}D_{1} \longrightarrow T_{1} \\ SE_{10-0} \longrightarrow T_{2}, \end{array}$$














IR [11-9]
$$\longrightarrow RF_{-}A_{1}$$
IR [8-6] $\longrightarrow RF_{-}A_{2}$
 $RF_{-}D_{1} \longrightarrow T_{1}$
 $RF_{-}D_{2} \longrightarrow T_{2}$








$$\begin{array}{c} \text{Spc} \\ \text{Pc} \longrightarrow \text{Alu-x} \\ +2 \longrightarrow \text{Alu-y} \\ \text{Alu-ow} \longrightarrow \text{Pc} \end{array}$$


LHI
















JAL

JLR

COMPLETE STATE DIAGRAM 510 SPC So ٥٩=، ١٥٥٥ SIB 09= (1000) Seo. 2.001. Seo.





For testing purposes, we initialized state to restart state and pointer pc to "00000000000000" and then observed the various internal signals (RF_A1,RF_A2,RF_A3,RF_D1,..etc) in each cycle.

Following waveform shows variation in following : RF_A1,RF_A2,RF_A3,RF_D1,RF_D2,RF_D3,IR,PC,Mem_address,Mem_data_i n, Mem_data_out

