

## Laboratory Report #6

**Name:** Christian Jay Y. Gallardo

**Date Completed:** 20/12/2025

**Laboratory Exercise Title:** Behavioral Modeling of Sequential Circuits: An Introduction

**Target Course Outcomes:**


**CO1:** Create descriptions of digital hardware components such as in combinational and sequential circuits using synthesizable Verilog HDL constructs.

**CO2:** Verify the functionality of HDL-based components through design verification tools.

### Exercise 6A:



**Fig 1: Compilation Report Of JK Flip-Flop**



**Fig 2: Waveforms of JK Flip-Flop**





- Direction Change: Later in the timeline, the direction bit (di...) switches to 0, causing the counter to begin decrementing (e.g., from 0000 down to 1111 and 1110).
- Enable Logic: The waveform also demonstrates the "Pause" functionality; when en is pulled low, the output q\_out remains stable at its last value despite the clock continuing to cycle, proving the clock enable logic is robust.