

<b>Laboratory Exercise No.:</b>	5	<b>Date Performed:</b>	11/9/2025
<b>Laboratory Exercise Title:</b>	I/O Interfacing (Address Decoding and I/O Ports)		
<b>Name of Student(s):</b>	Gallardo, Christian Jay Tizon, Jhon Fil	<b>Document Version:</b>	1

The diagram illustrates a 64KB memory system architecture. It features a 74LS138 (U5) decoder, a 74LS10 (NAND:A), and three 74LS02 (NOR:A, NOR:B) chips. The decoder's outputs are connected to the address inputs of four 74LS373 (F0H, F2H, F4H) and 74LS244 (F4H) chips. The 74LS10 and 74LS02 chips are used to generate control signals for the memory chips. The memory chips are organized into four banks, each with 16KB of memory. The system is connected to a 64KB memory module with address inputs A0-A7, data inputs D0-D7, and control inputs WR, RD, and M/I/O.

**Table 1:** Address Decoder Test

<i>Address (<math>A_0 - A_7</math>)</i>	$\overline{WR}$	$\overline{RD}$	$M/\overline{IO}$	<i>I/O Port Enabled</i>
F0H	0	1	0	PORTA (F0H)
F1H	1	0	0	None
F4H	0	1	0	None
F4H	0	1	1	None
F5H	1	0	0	PORTC (F4H)
F3H	0	1	0	PORTB (F2H)
F2H	0	1	1	None
02H	1	0	0	None
65H	0	1	1	None
F6H	1	0	0	None

- **Observe the data in Table 1. What is the role of the control lines M/IO, WR and RD in I/O address decoding?**

The control lines M/IO, WR, and RD determine whether the 8086 is performing a memory operation or an I/O operation, and whether that operation is a read or a write.

The M/IO line selects the type of access: when M/IO is at logic 1, the processor is accessing memory and no I/O ports can be enabled; when it is at logic 0, the processor is performing an I/O operation and an I/O port may be activated.

The WR and RD signals specify the direction of the I/O transfer. A logic 0 on WR indicates a write operation, during which all input ports are disabled, while a logic 0 on RD indicates a read operation, during which all output ports are disabled.

If a specific I/O port is to be enabled, the values of the decoded address must all align correctly in order for that I/O port to be enabled.


- **What do you think is the purpose of the latches and buffers?**

The latches in the circuit hold the data coming from the data bus before sending it to the output device to ensure that the data remains stable long enough to be used, since the bus values change quickly while the buffers, on the other hand, regulate the flow of data from input devices to the processor and prevent multiple input sources from driving the bus simultaneously, which would potentially cause problems on the circuit.

- **Based on the decoder circuit and I/O address range, is the I/O system “memory mapped” or “isolated”? Why?**

Because the circuit uses isolated I/O rather than memory-mapped I/O due to being only having an 8-bit I/O address ( $A_0-A_7$ ) is decoded for the ports instead of the full 20-bit memory address range of the 8086.

## Activity #2:



The circuit diagram illustrates a digital logic setup featuring a 74LS161 4-bit binary counter (U9) connected to two 7-segment displays (U3 and U5). The counter's clock input (CLK) is driven by a square wave from a switch (SW) through a resistor R1. The counter's output pins QA, QB, QC, and QD are connected to the segment inputs of the first 7-segment display (U3), which shows the hexadecimal digit '8'. The counter's output pins QA, QB, QC, and QD are also connected to the segment inputs of the second 7-segment display (U5), which shows the hexadecimal digit '4'. The counter's reset pin (MR) is connected to ground, and its enable pins (ENP and ENT) are also connected to ground. The counter's output pins are labeled A[0..15] and B[0..15].

- Command byte (in binary): 1000\_1001

- **Based on Activity #3, what can you say about the 8255 Programmable Peripheral Interface (PPI)?**

The 8255 PPI simplifies I/O interfacing by reducing hardware complexity and requiring minimal firmware setup. It provides flexibility on each port, can be programmed as input or output and can operate in multiple modes, allowing one chip to handle many I/O operations efficiently.

It also manages both data and control signals, making circuits easier to wire, scale, and debug. Although it is more complex and expensive than simple latches and buffers due to its need for software initialization, versatility and ability to support advanced I/O tasks.

- **What do you think are the advantages and disadvantages of using the 8255 from the simple latches and buffers as I/O ports?**

Using the 8255 IC for I/O ports offers advantages over simple latches and buffers. It greatly reduces the required control logic, is easy to expand by adding more decoders and 8255 chips, and provides programmable ports that can be reconfigured without any hardware changes. This makes it far more flexible and suitable for handling a wide range of I/O operations. On the other hand, the 8255 is more complex because it requires software initialization using control words, and it is generally more expensive than basic latches and buffers.

