# Bahar Asgari

Georgia Institute of Technology School of Electrical and Computer Engineering 266 Ferst Drive KACB 2201 Atlanta, Georgia, 30332		US permanent resident  ■ bahar.asgari@gatech.edu  ↑ https://baharasg.github.io/  □ linkedin.com/in/bahar-asgari/  ⑦ https://bit.ly/2O2s7yi		
RESEARCH INTERESTS	<ul><li>Computer Architecture</li><li>Machine Learning</li><li>Reliable Memory Systems</li></ul>	<ul> <li>Sparse Problem Acceleration</li> <li>Deep Neural Networks</li> <li>Scientific Computing (PDE solvers)</li> </ul>		
EDUCATION	Georgia Institute of Technology  Ph.D. in Electrical and Computer Engineering Advisor: Sudhakar Yalamanchili Co-Advisor: Hyesoon Kim Dissertation Title: Efficiently Accelerating Sparse Problems by Enabling Stream Accesses to Memory Using Hardware/Software Techniques  Iran University of Science and Technology  Sep. 2011 – Nov. 2013			
	M.E. in Computer Engineering - Computer Systems Architecture Advisor: Mahdi Fazeli  Iran University of Science and Technology  B.E. in Computer Engineering - Hardware Advisor: Nasser Mozayani			
Awards	DAC Young Student Fellow	<del>-</del>	2020	
	And the winner of best elevator-pitch presentation  iREDEFINE  An intensive academic career workshop for women in ECE  Orlando, Florida		2020	
	Rising Stars  An intensive academic career workshop for women in EECS University of Illinois at Urbana-Champaign			
	Ranked $1^{st}$ in the master's parameter in University of Science and Iran University of Sc	_	of 2013	
	Admitted to graduate studies as an exceptional talent Iran University of Science and Technology		2011	
	Ranked $3^{rd}$ in the bachelor's Iran University of Science as	1 0	of 2011	
	Ranked among top 0.5%  Nationwide entrance exam of	f Iranian universities	2007	

## Professional Experiences

## Industry

• Apple, Cupertino, CA

May 2019 - Aug. 2019

Intern at Special Project Group

Involved in designing autonomous systems

• Apple, Cupertino, CA

May 2018 - Aug. 2018

Intern at Special Project Group

Modeled and designed hardware accelerators for sparse problems

• Rahyaft, Tehran, Iran

Oct. 2012 - July 2015

Engineer at R&D Group

Involved in a smart-home project as follows:

- Designed and implemented digital IP-based microphones
- Designed and implemented a remote door lock controlled by phone
- Azm Electronics, Tehran, Iran

June 2011 - Aug. 2011

Intern at R&D Group

- Designed and implemented a time-clock system using mifare cards

• Saipa Co., Tehran, Iran

June 2010 - Aug. 2010

Intern at Computer Networks Group

#### Academia

- Georgia Institute of Technology, Atlanta, GA

  Research assistant in the CASL and HPArch labs
  - Research topics: accelerating sparse problems, designing hardware for efficiently solving PDEs, accelerating training and inference of neural networks, systolic-based computation, near-data processing, and scalable memory systems
- Sharif University of Technology, Tehran, Iran Dec. 2013 July 2015 Research assistant in the Digital Electronics lab
  - Research topics: designing fault-tolerant SRAM cells
- Iran University of Science and Technology Sep. 2011 Nov. 2013 Research assistant in the Dependable Systems and Architectures lab
  - Research topics: Enhancing the reliability of on-chip memories in modern processors by employing STTRAM

#### **PUBLICATIONS**

#### 2021

19. Bahar Asgari, Ramyad Hadidi, Jiashen Cao, Da Eun Shim, Sung-Kyu Lim, Hyesoon Kim. "Fafnir: Accelerating Sparse Gathering by Using Efficient Near-Memory Intelligent Reduction." 27<sup>th</sup> IEEE International Symposium on High-Performance Computer Architecture (HPCA), 2021.

 Ramyad Hadidi, Bahar Asgari, Sam Jijina, Adriana Amyette, Nima Shoghi, Hyesoon Kim. "Quantifying the Design-Space Tradeoffs for Autonomous Drones." 26<sup>th</sup> Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2021.

## 2020

- 17. **Bahar Asgari**, Ramyad Hadidi, Tushar Krishna, Hyesoon Kim, Sudhakar Yalamanchili. "Alrescha: A Light-Weight Reconfigurable Sparse-Computation Accelerator." 26<sup>th</sup> IEEE International Symposium on High-Performance Computer Architecture (HPCA), 2020.
- Bahar Asgari, Ramyad Hadidi, Nima Shoghi Ghaleshahi, Hyesoon Kim.
   "Pisces: Power-Aware Implementation of SLAM by Customizing Efficient Sparse Algebra." 57<sup>th</sup> Design Automation Conference (DAC), 2020.
- 15. **Bahar Asgari**, Ramyad Hadidi, Hyesoon Kim. "Meissa: Multiplying Matrices Efficiently in a Scalable Systolic Architecture." 38<sup>th</sup> IEEE International Conference on Computer Design (ICCD), 2020.
- 14. **Bahar Asgari**, Ramyad Hadidi, Hyesoon Kim. "Ascella: Accelerating Sparse Problems by Enabling Stream Accesses to Memory." 23<sup>rd</sup> Design, Automation, and Test in Europe (DATE), 2020.
- 13. **Bahar Asgari**, Ramyad Hadidi, Hyesoon Kim. "Proposing a Fast and Scalable Systolic Array to Implement Matrix Multiplications."  $28^{th}$  Symposium on Field-Programmable Custom Computing Machines (FCCM), 2020.
- 12. **Bahar Asgari**, Saibal Mukhopadhyay, and Sudhakar Yalamanchili. "Mahasim: Machine Learning Hardware Acceleration Using a Software-Defined Intelligent Memory System." Springer Journal of Signal Processing Systems, Special Issue on Embedded Machine Learning, 2020.

## 2019

- 11. Ramyad Hadidi, Jiashen Cao, Yilun Xie, **Bahar Asgari**, Tushar Krishna, Hyesoon Kim. "Characterizing the Deployment of Deep Neural Networks on Commercial Edge Devices." IEEE International Symposium on Workload Characterization (IISWC) 2019. [**Best Paper Nominee**]
- 10. **Bahar Asgari**, Ramyad Hadidi, Hyesoon Kim, Sudhakar Yalamanchili. "Eridanus: Efficiently Running Inference of DNNs Using Systolic Arrays." IEEE Micro, Special Issue on Machine Learning Acceleration, 2019.

- 9. **Bahar Asgari**, Ramyad Hadidi, Hyesoon Kim, Sudhakar Yalamanchili. "Lodestar: Creating Locally-Dense CNNs for Efficient Inference on Systolic Arrays." 56<sup>st</sup> Design Automation Conference (DAC), 2019.
- 8. Prashant Nair, **Bahar Asgari**, Moinuddin Qureshi. "SuDoku: Tolerating High-Rate of Transient Failures for Enabling Scalable STTRAM."  $49^{th}$  IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), 2019.
- 7. Fares Elsabbagh, **Bahar Asgari**, Hyesoon Kim and Sudhakar Yalamanchili. "Vortex RISC-V GPGPU system: Extending the ISA, Synthesizing the Microarchitecture, and Modeling the Software Stack." The Workshop on Computer Architecture Research with RISC-V (CARRV), 2019.
- Younmin Bae, Ramyad Hadidi, Bahar Asgari, Jiashen Cao, Hyesoon Kim.
   "Capella: Customizing Perception for Edge Devices by Efficiently Allocating FPGAs to DNNs." 29<sup>th</sup> FieldProgrammable Logic and Application (FPL), 2019.

## Before 2019

- Ramyad Hadidi, Bahar Asgari, Jeffrey Young, Burhan Ahmad Mudassar, Kartikay Garg, Tushar Krishna, Hyesoon Kim. "Performance Implications of NoCs on 3D-Stacked Memories: Insights from the Hybrid Memory Cube." IEEE international symposium on performance analysis of systems and software (ISPASS), 2018.
- 4. Ramyad Hadidi, **Bahar Asgari**, Burhan Ahmad Mudassar, Saibal Mukhopadhyay, Sudhakar Yalamanchili, and Hyesoon Kim. "Demystifying the Characteristics of 3D-Stacked Memories: A Case Study for Hybrid Memory Cube." IEEE International Symposium on Workload Characterization (IISWC), 2017.
- 3. **Bahar Asgari**, Mahdi Fazeli, Ahmad Patooghy, and Seyed Vahid Azhari. "A Microarchitectural Approach to Efficient Employment of STTRAM Cells in Microprocessors Register File." IET Computers & Digital Tech., 2016.
- 2. Ramin Rajaei, **Bahar Asgari**, Mahmoud Tabandeh, Mahdi Fazeli, "Single Event Multiple Upset Tolerant SRAM Cell Designs for Nano-scale CMOS Technology." Turkish Journal of Electrical Eng. & Computer Scn., 2016.
- Ramin Rajaei, Bahar Asgari, Mahmoud Tabandeh, and Mahdi Fazeli.
   "Design of Robust SRAM Cells Against Single-Event Multiple Effects for Nanometer Technologies." IEEE Transactions on Device and Materials Reliability, 2015.

## Preprints & Work in Progress

- 4. **Bahar Asgari**, Ramyad Hadidi, Joshua Dierberger, Charlotte Steinichen, Hyesoon Kim. "Copernicus: Characterizing the Performance Implications of Compression Formats Used in Sparse Workloads." arXiv preprint, arXiv:2011.10932, 2020.
- 3. Ramyad Hadidi, **Bahar Asgari**, Jiashen Cao, Younmin Bae, Da Eun Shim, Hyojong Kim, Sung-Kyu Lim, Michael S. Ryoo, Hyesoon Kim. "LCP: A Low-Communication Parallelization Method for Fast Neural Network Inference in Image Recognition." arXiv preprint, arXiv:2003.06464, 2020.
- 2. **Bahar Asgari**, Amaan Marfatia, Dheeraj Ramchandani, Hyesoon Kim. "Maia: Matrix Inversion Acceleration Near Memory." work in progress.
- 1. Ramyad Hadidi, Nima Shoghi, **Bahar Asgari**, Hyesoon Kim. "Context-Aware Task Handling in Resource-Constrained Robots with Virtualized Execution." work in progress.

#### SERVICE

## Submission co-chair

 $51^{th}$  International Symposium on Microarchitecture (MICRO-2018)

#### Reviewer

IEEE Computer Architecture Letters (CAL)

ACM Transactions on Architecture and Code Optimization (TACO)

IEEE Transactions on Reliability

IEEE Transactions on Aerospace and Electronic Systems (TAES)

IET Electronics Letters

IET Computers and Digital Techniques

Springer Journal of Signal Processing Systems

#### Judge

President's Undergraduate Research Awards (PURA) Undergraduate Research Opportunities Program (UROP)

Honeywell STEM challenge

## Discussion chair

PeRSonAl tutorial at ISCA 2020

# TEACHING EXPERIENCES

#### Instructor

• Shahid Rajaee University, Tehran, Iran

	Laboratory of Physical Sciences (LPS)			
Grants	Georgia Institute of Technology, Atlanta, GA Participated in writing a grant proposal for	Fall 2019		
	Electronics circuits	Spring 2012		
	Advanced digital design (graduate course)	Fall 2012		
	Fault-tolerant design (graduate course)	Spring 2013		
	Advanced computer architecture (graduate course)	Fall 2013		
	• Iran University of Science and Technology, Tehran, Iran			
	Fundamentals of digital design	Fall 2015		
	Fundamentals of digital design	Spring 2016		
	Computer communications	Summer 2016		
	• Georgia Institute of Technology, Atlanta, GA			
	Teaching Assistant			
	Fares Elsabbagh (Now at Apple)	Spring 2019		
	Saiharshith Kilaru	Spring 2020		
	Luis Pastrana	Spring 2020		
	Malik Burton	Spring 2020		
	Charlotte Steinichen	Spring 2020		
	Joshua Dierberger	Spring 2020		
	Dheeraj Ramchandani (Master's student)	Fall 2020		
	Amaan Marfatia (Recepient of PURA Award)	Fall 2020		
	• Georgia Institute of Technology, Atlanta, GA			
	Mentor			
	Computer Organization and programming	Fall 2012		
	• University of Applied Science and Technology, Tehran, Iran			
	Computer Organization and programming	Spring 2013		
	• Azad Islamic University, Tehran, Iran			
	Computer Organization and programming	Fall 2013		
	• Iran University of Science and Technology, Tehran, Iran			
	Computer Organization and programming	Spring 2014		
	Microprocessor design	Spring 2014		
	Computer architecture lab	Fall 2014		
	Microprocessors lab	Fall 2014		