# Iran University of Science and Technology

# PIPELINED MIPS PROCESSOR

DIGITAL SYSTEM DESIGN PROJECT

Fall 1402

Professor: Hajar Falahati

Zahra Alizadeh - Bahareh Kaousi nejad

# Contents

0.1	Introduction	2			
0.2	Architecture	2			
0.3	Instruction Set and Pipeline Stages	4			
	0.3.1 ADD				
	0.3.2 ADDI	5			
	0.3.3 AND	6			
	0.3.4 ANDI	7			
	0.3.5 OR				
	0.3.6 ORI	7			
	0.3.7 SUB	8			
	0.3.8 MULT	8			
	0.3.9 BEQ				
	0.3.10 BGEZ				
	0.3.11 BGEZAL				
	0.3.12 BGTZ				
	0.3.13 BLEZ				
	0.3.14 BNE				
	0.3.15 J				
	0.3.16 JAL				
	0.3.17 JALR				
	0.3.18 JR				
	0.3.19 LW				
	0.3.20 SW				
0.4	Hazard Handling				
0.5	Code Explanation				
	0.5.1 add r0				
	0.5.2 alu controller r0				
	0.5.3 alu r0	-			
	0.5.4 comparator r0				
	0.5.5 controller r0				
	0.5.6 counter r0				
	0.5.7 datapath r0				
	0.5.8 delay r0				
	0.5.9 rom				
	0.5.10 signextender r0				
	0.5.11 sub r0				
0.6	Synthesis and FPGA Implementation				
0.0	Synthesis and 11 GY imprementation				

# 0.1 Introduction

The 32-bit MIPS Processor is a key component in modern computing systems, widely used in various applications ranging from embedded systems to high-performance computing. This documentation presents the design and implementation of a MIPS Processor that incorporates hazard solving techniques using Forwarding. The processor is intended to be synthesized on an FPGA using the Verilog hardware description language, enabling its deployment in real-world hardware systems.

The primary objective of this project is to develop a high-performance MIPS Processor with efficient hazard handling mechanisms. Hazards, such as data hazards, control hazards, and structural hazards, can significantly impact the performance and correctness of pipelined processors. In this implementation, we leverage the concept of Forwarding to mitigate these hazards effectively, ensuring efficient data flow and reducing the number of pipeline stalls.

By utilizing Verilog as the hardware description language, our processor design can be synthesized into a hardware configuration suitable for implementation on an FPGA. This opens up possibilities for practical deployment in various domains, including embedded systems, digital signal processing, and computer architecture research.

In this documentation, we provide a comprehensive overview of the architecture, hazard handling techniques, and guidelines for FPGA synthesis. We also present performance evaluations and discuss potential areas for future enhancements and optimizations.

By documenting our implementation, we aim to contribute to the existing body of knowledge on MIPS Processor design, hazard handling techniques, and FPGA implementation. This documentation serves as a valuable resource for researchers, engineers, and enthusiasts interested in MIPS architecture, hazard solving mechanisms, and FPGA-based hardware implementations.

Now, let's delve into the details of our MIPS Processor, exploring its architecture, instruction set, hazard handling techniques, testing methodologies, and performance evaluations.

# 0.2 Architecture

The architecture of the 32-bit MIPS Processor with Hazard solving using Forwarding is designed to provide efficient and reliable execution of MIPS instructions while addressing hazards that can occur in a pipelined processor. This

section provides an overview of the major components and their functionalities, highlighting the key features that make our processor unique.




Figure 1: MIPS Basic Pipeline

At a high level, the processor consists of the following major components:

- 1. Instruction Fetch (IF) Stage: The IF stage fetches instructions from memory based on the program counter (PC). It includes an instruction cache to minimize memory access latency and improve performance.
- 2. Instruction Decode (ID) Stage: The ID stage decodes the fetched instructions, extracting opcode, source and destination registers, immediate values, and control signals. It performs register file read operations and generates necessary control signals for subsequent stages.
- 3. Execution (EX) Stage: The EX stage performs arithmetic and logical operations specified by the instructions. It includes an Arithmetic Logic Unit (ALU) that supports a wide range of operations, such as addition, subtraction, logical AND/OR, and bit shifting.
- 4. Memory Access (MEM) Stage: The MEM stage handles memory-related operations, including data memory read and write operations. It also performs load and store instructions, ensuring correct memory access and data alignment.
- 5. Write Back (WB) Stage: The WB stage writes the results of the executed instructions back to the register file. It updates the destination registers with the computed values or the loaded data from memory.

To handle hazards efficiently, our processor incorporates Forwarding mechanisms. Forwarding allows data to bypass certain pipeline stages and be directly

forwarded to the stages that require it, eliminating the need for pipeline stalls. This enables efficient data flow and minimizes the impact of hazards on the pipeline performance.

Additionally, our architecture includes hazard detection and control units that monitor the data dependencies between instructions and determine when forwarding is required. These units ensure correct instruction execution and maintain the program flow without introducing errors or stalls.

The architecture is designed to be modular and scalable, allowing for easy integration of additional components or extensions. It follows the MIPS instruction set architecture (ISA), with support for a wide range of instructions and addressing modes.

In the following sections, we will delve into each pipeline stage, discussing their functionalities, data flow, hazard handling techniques, and the interaction between stages. We will explore the implementation details of the Forwarding mechanism and its impact on performance.

Let's now explore the pipeline stages and their functionalities in detail.

# 0.3 Instruction Set and Pipeline Stages

Opcode	Name	Action	Opcode bitfields
ADD rd,rs,rt	Add	rd = rs + rt	000000 rs rt rd 00000 100000
ADDI rt,rs,imm	Add Immediate	rt = rs + imm	001000 rs rt imm
AND rd,rs,rt	And	rd = rs & rt	000000 rs rt rd 00000 100100
ANDI rt,rs,imm	And Immediate	rt = rs & imm	001100 rs rt imm
OR rd,rs,rt	Or	rd = rs - rt	000000 rs rt rd 00000 100101
ORI rt,rs,imm	Or Immediate	rt = rs - imm	001101 rs rt imm
SUB rd,rs,rt	Subtract	rd = rs - rt	000000 rs rt rd 00000 100010
MULT rs,rt	Multiply	HI, LO = rs * rt	000000 rs rt 0000000000 011000
BEQ rs,rt,offset	Branch On Equal	if $(rs == rt) pc += offset*4$	000100 rs rt offset
BGEZ rs,offset	Branch On $\geq 0$	$if(rs \ge 0) pc += offset*4$	000001 rs 00001 offset
BGEZAL rs,offset	Branch On $\geq 0$ And Link	$r31 = pc; if(rs \ge 0) pc += offset*4$	000001 rs 10001 offset
BGTZ rs,offset	Branch On > 0	if (rs $\not\in 0$ ) pc $+=$ offset*4	000111 rs 00000 offset
BLEZ rs,offset	Branch On $\leq 0$	if (rs $\leq$ 0) pc += offset*4	000110 rs 00000 offset
BNE rs,rt,offset	Branch On Not Equal	if $(rs \neq rt)$ pc += offset*4	000101 rs rt offset
J target	Jump	$pc = pc\_upper - (target;;2)$	000010 target
JAL target	Jump And Link	r31 = pc; pc = target; i2	000011 target
JALR rs	Jump And Link Register	rd=pc; pc=rs	000000 rs 00000 rd 0 001001
JR rs	Jump Register	pc=rs	000000 rs 000000000000000 001000
LW rt,offset(rs)	Load Word	rt = *(int*)(offset+rs)	100011 rs rt offset
SW rt,offset(rs)	Store Word	*(int*)(offset+rs)=rt	101011 rs rt offset

Table 1: Opcode Name, Action, and Opcode bitfields

# 0.3.1 ADD

Opcode Name: ADD Action: rd = rs + rt

**Opcode bitfields:** 000000 rs rt rd 00000 100000

**Explanation:** The ADD instruction is an arithmetic instruction in MIPS that performs addition. It adds the values of registers rs and rt and stores the result in register rd. In the MIPS pipeline, the ADD instruction goes through several stages.

In the instruction fetch stage (IF stage), the instruction is fetched from memory using the program counter (PC) and stored in the instruction register (IR).

In the instruction decode stage (ID stage), the opcode and register operands (rs and rt) are extracted from the instruction.

In the execution stage (EX stage), the ALU (Arithmetic Logic Unit) performs the addition operation on the values in registers rs and rt.

In the memory stage (MEM stage), there is no memory access required for this instruction.

In the write-back stage (WB stage), the result of the addition operation is written back to register rd.

# 0.3.2 ADDI

Opcode Name: ADDI Action: rt = rs + immediate

Opcode bitfields: 001000 rs rt immediate

**Explanation:** The ADDI instruction is an immediate arithmetic instruction in MIPS that performs addition. It adds the value of register rs with the sign-extended immediate value and stores the result in register rt. In the MIPS pipeline, the ADDI instruction goes through several stages.

In the instruction fetch stage (IF stage), the instruction is fetched from memory using the program counter (PC) and stored in the instruction register (IR).

In the instruction decode stage (ID stage), the opcode, register operand rs, and the immediate value are extracted from the instruction.

In the execution stage (EX stage), the ALU (Arithmetic Logic Unit) performs the addition operation on the value in register rs and the sign-extended immediate value.

In the memory stage (MEM stage), there is no memory access required for this instruction.

In the write-back stage (WB stage), the result of the addition operation is written back to register rt. Below is an example code using ADD and ADDI with the simulation result:

```
addi $9, $0, 0x0025
addi $4, $0, 0x1000
add $5, $4, $9
```

Listing 1: Example Assembly Code for ADD and ADDI



Figure 2: Signals for ADD Instruction - 1

#### Signal Descriptions:

ALU\_out:

- Carries the result of the arithmetic or logical operation performed by the Arithmetic Logic Unit (ALU).
- Represents data that has undergone processing within the ALU.




Figure 3: Signals for ADD Instruction - 2

• Serves as an input to other components, such as the register file or memory, for further utilization or storage.

Register File Inputs (concatenated):

• Combine multiple signals that provide data to be read from or written to the register file.

#### d (writedata):

• Carries the data to be written into a register within the register file. Activated when a write operation is initiated.

#### wr (writeenable):

- Control signal that enables or disables write operations to the register file.
- When wr is 1, writing to the specified register is permitted.
- When wr is 0, the register file maintains its current state, preventing data modifications.

#### Signal Behavior in Three Steps:

- 1. ALU Output Generation:
  - The ALU performs a calculation or logical operation based on its inputs.
  - The result is placed on the ALU\_out signal.
- 2. Register File Input:
  - The register file receives necessary inputs for the intended operation.
  - These inputs include addresses for register selection, data to be written, and control signals.
- 3. Register Write:
  - The data on the d signal is written to the specified register within the register file.
  - The register file's contents are updated accordingly.

# 0.3.3 AND

Opcode Name: AND Action: rd = rs AND rt

**Opcode bitfields:** 000000 rs rt rd 00000 100100

**Explanation:** The AND instruction is a logical instruction in MIPS that performs a bitwise AND operation. It performs a logical AND between the values of register rs and register rt and stores the result in register rd. In the MIPS pipeline, the AND instruction goes through several stages.

In the instruction fetch stage (IF stage), the instruction is fetched from memory using the program counter (PC) and stored in the instruction register (IR).

In the instruction decode stage (ID stage), the opcode and register operands (rs and rt) are extracted from the instruction.

In the execution stage (EX stage), the ALU (Arithmetic Logic Unit) performs the logical AND operation on the values in registers rs and rt.

In the memory stage (MEM stage), there is no memory access required for this instruction.

In the write-back stage (WB stage), the result of the logical AND operation is written back to register rd.

#### 0.3.4 ANDI

Opcode Name: ANDI

**Action:** rt = rs AND immediate

Opcode bitfields: 001100 rs rt immediate

**Explanation:** The ANDI instruction is an immediate logical instruction in MIPS that performs a bitwise AND operation. It performs a logical AND between the value of register rs and the zero-extended immediate value and stores the result in register rt. In the MIPS pipeline, the ANDI instruction goes through several stages.

In the instruction fetch stage (IF stage), the instruction is fetched from memory using the program counter (PC) and stored in the instruction register (IR).

In the instruction decode stage (ID stage), the opcode, register operand rs, and the immediate value are extracted from the instruction.

In the execution stage (EX stage), the ALU (Arithmetic Logic Unit) performs the logical AND operation on the value in register rs and the zero-extended immediate value.

In the memory stage (MEM stage), there is no memory access required for this instruction.

In the write-back stage (WB stage), the result of the logical AND operation is written back to register rt.

#### 0.3.5 OR

Opcode Name: OR Action: rd = rs OR rt

**Opcode bitfields:** 000000 rs rt rd 00000 100101

**Explanation:** The OR instruction is a logical instruction in MIPS that performs a bitwise OR operation. It performs a logical OR between the values of register rs and register rt and stores the result in register rd. In the MIPS pipeline, the OR instruction goes through several stages.

In the instruction fetch stage (IF stage), the instruction is fetched from memory using the program counter (PC) and stored in the instruction register (IR).

In the instruction decode stage (ID stage), the opcode and register operands (rs and rt) are extracted from the instruction.

In the execution stage (EX stage), the ALU (Arithmetic Logic Unit) performs the logical OR operation on the values in registers rs and rt.

In the memory stage (MEM stage), there is no memory access required for this instruction.

In the write-back stage (WB stage), the result of the logical OR operation is written back to register rd.

#### 0.3.6 ORI

Opcode Name: ORI

**Action:** rt = rs OR immediate

Opcode bitfields: 001101 rs rt immediate

**Explanation:** The ORI instruction is an immediate logical instruction in MIPS that performs a bitwise OR operation. It performs a logical OR between the value of register rs and the zero-extended immediate

value and stores the result in register rt. In the MIPS pipeline, the ORI instruction goes through several stages.

In the instruction fetch stage (IF stage), the instruction is fetched from memory using the program counter (PC) and stored in the instruction register (IR).

In the instruction decode stage (ID stage), the opcode, register operand rs, and the immediate value are extracted from the instruction.

In the execution stage (EX stage), the ALU (Arithmetic Logic Unit) performs the logical OR operation on the value in register rs and the zero-extended immediate value.

In the memory stage (MEM stage), there is no memory access required for this instruction.

In the write-back stage (WB stage), the result of the logical OR operation is written back to register rt.

# 0.3.7 SUB

Opcode Name: SUB Action: rd = rs - rt

**Opcode bitfields:** 000000 rs rt rd 00000 100010

**Explanation:** The SUB instruction is an arithmetic instruction in MIPS that subtracts the value of register rt from the value of register rs and stores the result in register rd. In the MIPS pipeline, the SUB instruction goes through several stages.

In the instruction fetch stage (IF stage), the instruction is fetched from memory using the program counter (PC) and stored in the instruction register (IR).

In the instruction decode stage (ID stage), the opcode and register operands (rs and rt) are extracted from the instruction.

In the execution stage (EX stage), the ALU (Arithmetic Logic Unit) subtracts the value in register rt from the value in register rs.

In the memory stage (MEM stage), there is no memory access required for this instruction.

In the write-back stage (WB stage), the result of the subtraction operation is written back to register rd.

#### 0.3.8 MULT

Opcode Name: MULT Action: HI, LO =  $rs \times rt$ 

**Opcode bitfields:** 000000 rs rt 00000 00000 011000

Explanation: The MULT instruction is a multiplication instruction in MIPS that multiplies the signed values of register rs and register rt and stores the 64-bit result in special registers HI (high-order 32 bits) and LO (low-order 32 bits). In the MIPS pipeline, the MULT instruction goes through several stages. In the instruction fetch stage (IF stage), the instruction is fetched from memory using the program counter (PC) and stored in the instruction register (IR).

In the instruction decode stage (ID stage), the opcode and register operands (rs and rt) are extracted from the instruction.

In the execution stage (EX stage), the multiplication operation is performed by the hardware multiplier, and the 64-bit product is stored in the special registers HI and LO.

In the memory stage (MEM stage), there is no memory access required for this instruction.

In the write-back stage (WB stage), the result is not written to a general-purpose register but stored in the special registers HI and LO.

# 0.3.9 BEQ

Opcode Name: BEQ

**Action:** if (rs == rt) PC = PC + 4 + 4 \* offset

Opcode bitfields: 000100 rs rt offset

**Explanation:** The BEQ instruction is a branch instruction in MIPS that performs a conditional branch based on the equality of the values in register rs and register rt. If the values are equal, the program counter (PC) is updated to the current PC plus 4 plus the sign-extended offset, which is shifted left by 2 bits to account for MIPS instruction alignment. This causes a branch to the target instruction. If the values are not equal, the branch is not taken, and the PC continues to the next sequential instruction.

# 0.3.10 BGEZ

Opcode Name: BGEZ

Action: if (rs  $\xi$ = 0) PC = PC + 4 + 4 \* offset **Opcode bitfields:** 000001 rs 00001 offset

**Explanation:** The BGEZ instruction is a branch instruction in MIPS that performs a conditional branch based on the sign of the value in register rs. If the value is greater than or equal to zero, the program counter (PC) is updated to the current PC plus 4 plus the sign-extended offset, which is shifted left by 2 bits to account for MIPS instruction alignment. This causes a branch to the target instruction. If the value is less than zero, the branch is not taken, and the PC continues to the next sequential instruction.

# 0.3.11 BGEZAL

Opcode Name: BGEZAL

**Action:** if  $(rs \ \ \ \ ) = 0) \ \{ \ 31 = PC + 8; PC = PC + 4 + 4 * offset \}$ 

Opcode bitfields: 000001 rs 10001 offset

Explanation: The BGEZAL instruction is a branchinstruction in MIPS that performs a conditional branch based on the sign of the value in register rs. If the value is greater than or equal to zero, the program counter (PC) is updated to the current PC plus 4 plus the sign-extended offset, which is shifted left by 2 bits to account for MIPS instruction alignment. Additionally, the return address is stored in register 31(ra) before branching. If the value is less than zero, the branch is not taken, and the PC continues to the next sequential instruction.

# 0.3.12 BGTZ

Opcode Name: BGTZ

Action: if (rs  $\downarrow$  0) PC = PC + 4 + 4 \* offset **Opcode bitfields:** 000111 rs 00000 offset

**Explanation:** The BGTZ instruction is a branch instruction in MIPS that performs a conditional branch based on the value in register rs. If the value is greater than zero, the program counter (PC) is updated to the current PC plus 4 plus the sign-extended offset, which is shifted left by 2 bits to account for MIPS instruction alignment. This causes a branch to the target instruction. If the value is less than or equal to zero, the branch is not taken, and the PC continues to the next sequential instruction.

# 0.3.13 BLEZ

Opcode Name: BLEZ

Action: if (rs := 0) PC = PC + 4 + 4 \* offset **Opcode bitfields:** 000110 rs 00000 offset

**Explanation:** The BLEZ instruction is a branch instruction in MIPS that performs a conditional branch based on the value in register rs. If the value is less than or equal to zero, the program counter (PC) is updated to the current PC plus 4 plus the sign-extended offset, which is shifted left by 2 bits to account for MIPS instruction alignment. This causes a branch to the target instruction. If the value is greater than zero, the branch is not taken, and the PC continues to the next sequential instruction.

# $\overline{0.3.14}$ BNE

Opcode Name: BNE

**Action:** if (rs != rt) PC = PC + 4 + 4 \* offset

Opcode bitfields: 000101 rs rt offset

**Explanation:** The BNE instruction is a branch instruction in MIPS that performs a conditional branch based on the inequality of the values in register rs and register rt. If the values are not equal, the program counter (PC) is updated to the current PC plus 4 plus the sign-extended offset, which is shifted left by 2 bits to account for MIPS instruction alignment. This causes a branch to the target instruction. If the values are equal, the branch is not taken, and the PC continues to the next sequential instruction.

#### 0.3.15 J

Opcode Name: J

**Action:** PC = (PC&0xf0000000) || (target << 2)

Opcode bitfields: 000010 target

**Explanation:** The J instruction is a jump instruction in MIPS that performs an unconditional jump to a target address. The target address is obtained by concatenating the upper 4 bits of the current PC with the 26-bit target field, shifted left by 2 bits. The current PC's upper 4 bits are preserved by the AND operation with the bit mask 0xf0000000. This allows for a jump within the same 256 MB region. Below is an example code using BEQ and J instructions with the simulation result and terminal outputs:

```
addi $9, $0, 0x0003
addi $7, $0, 0x0000
loop:
beq $7, $9, end
addi $7, $7, 0x0001
j loop
end:
s j end
```

Listing 2: Example Assembly Code for BEQ and J




Figure 4: Signals for BEQ and J Instructions

#### Description of the Code Behavior:

Initialization:

• The code begins by setting a register to an initial value of 0. This register will act as a counter to control the loop's execution.

# Loop Execution:

- 1. Increment: The register's value is increased by 1 in each iteration of the loop.
- 2. Comparison: A comparator circuit compares the updated register value with the target value of 3.

```
rw : 00000007
write data :00000000
                                        00000003
                                                  rw: 00000009
write data :00000003
                                        00000000
                                                  rw: 00000007
                                        00000003
                                                       00000009
write data :00000003
                         data in reg
                                        00000000
                                                       00000007
write data :00000003
                         data in reg
                         data in reg
write data :fffffffd
                                                       00000007
write data :00000001
                                                       00000009
write data :00000000
                         data in reg
                                                       00000009
write data :00000000
                         data in reg :
write data :fffffffe
                         data in reg :
write data :00000002
                         data in reg
write data :00000000
                                                       00000009
                                        00000002
                                                       00000007
                                                       00000009
write data :00000003
                                        00000002
                                                       00000009
                                        00000003
                                                       00000007
```

Figure 5: Terminal Results for BEQ and J Instructions

- 3. Flag Setting: If the register value matches the target value (3), the comparator's output, a flag register, is set to 1.
- 4. Branch Decision: The BEQ (branch if equal) instruction checks the state of the flag register.
- 5. Loop Termination: If the flag register is 1, the BEQ instruction causes a jump to the "end" label, ending the loop and program execution.
- 6. Loop Continuation: If the flag register is 0, the loop continues with the next iteration, starting again from step 1.

# Program Termination:

- When the register value reaches 3, the flag register triggers the BEQ instruction, leading to a jump to the "end" label.
- Program execution ceases at the "end" label.

#### **Key Points:**

- The loop relies on a register as a counter to track the number of iterations.
- A comparator circuit determines when the target value is reached.
- A flag register signals loop completion.
- The BEQ instruction controls the program flow, enabling conditional branching.

# 0.3.16 JAL

Opcode Name: JAL

**Action:** ra = PC + 4; PC = (PC & 0xf0000000) || (target << 2)

Opcode bitfields: 000011 target

Explanation: The JAL instruction is a jump-and-link instruction in MIPS that performs an unconditional jump to a target address and stores the return address in register ra (register 31). Similar to the J instruction, the target address is obtained by concatenating the upper 4 bits of the current PC with the 26-bit target field, shifted left by 2 bits. The current PC's upper 4 bits are preserved by the AND operation with the bit mask 0xf0000000. The return address is the address of the instruction following the JAL instruction.

#### 0.3.17 JALR

Opcode Name: JALR

Action: rd = PC + 4; PC = rs

**Opcode bitfields:** 000000 rs rd 00000 001001

**Explanation:** The JALR instruction is a jump-and-link-register instruction in MIPS that performs an unconditional jump to the address stored in register rs and stores the return address in register rd. The return address is the address of the instruction following the JALR instruction. The contents of rs are loaded into the PC

#### 0.3.18 JR

Opcode Name: JR Action: PC = rs

**Opcode bitfields:** 000000 rs 00000 00000 000000

**Explanation:** The JR instruction is a jump-register instruction in MIPS that performs an unconditional jump to the address stored in register rs. The contents of rs are loaded into the PC, effectively changing the program flow to the target address.

#### 0.3.19 LW

Opcode Name: LW

Action: rt = Memory[rs + offset]Opcode bitfields: 100011 base rt offset

**Explanation:** The LW instruction is used to load a word from memory into a register. It takes the value stored in memory at the address formed by adding the contents of register rs and the sign-extended offset, and stores it in register rt. The offset is a 16-bit signed value, which is sign-extended to 32 bits before being added to the contents of rs.

#### 0.3.20 SW

Opcode Name: SW

Action: Memory[rs + offset] = rtOpcode bitfields: 101011 base rt offset

**Explanation:** The SW instruction is used to store a word from a register into memory. It takes the value stored in register rt and stores it in memory at the address formed by adding the contents of register rs and the sign-extended offset. The offset is a 16-bit signed value, which is sign-extended to 32 bits before being added to the contents of rs.

# 0.4 Hazard Handling

Efficient hazard handling is crucial in pipelined processors to ensure correct instruction execution and maintain high performance. Our MIPS Processor incorporates several hazard handling techniques, including the widely-used Forwarding mechanism, to mitigate hazards effectively. These techniques minimize pipeline stalls and maintain a smooth and uninterrupted flow of instructions through the pipeline. Let's explore these techniques in more detail:

- 1. Forwarding: Forwarding, also known as data bypassing, allows data to be directly forwarded from the output of one pipeline stage to the input of another, bypassing intermediate stages. This technique eliminates the need for pipeline stalls caused by data hazards, where an instruction depends on the output of a previous instruction that is not yet available. By forwarding the data, instructions can proceed without waiting for the data to be written back to the register file. Our processor incorporates both forwarding from the EX stage to the ID and MEM stages, as well as forwarding from the MEM stage to the ID stage. This enables instructions in the ID stage to access the most up-to-date data, avoiding pipeline stalls and improving overall performance.
- 2. Hazard Detection Unit: To detect hazards, our processor includes a dedicated hazard detection unit. This unit examines the control and data dependencies between instructions in the pipeline and identifies potential hazards that may arise. It analyzes instructions in the ID stage and compares their

register dependencies with instructions in later pipeline stages. The hazard detection unit detects hazards such as data hazards, control hazards, and structural hazards. It generates control signals that determine when forwarding is required and when pipeline stalls need to be inserted to resolve hazards.

3. Pipeline Stalls: Although our processor leverages forwarding to minimize pipeline stalls, some hazards may still require inserting pipeline stalls for correct instruction execution. For example, in the case of a control hazard, where a branch instruction changes the program counter (PC), pipeline stalls are necessary to ensure that the correct branch target instruction is fetched.

Our processor employs a stall control mechanism that inserts the appropriate number of pipeline stalls when required, ensuring proper instruction flow and maintaining data integrity.

It is important to note that while our hazard handling techniques significantly reduce the number of stalls, they do not eliminate all hazards. In certain cases, hazards may still result in pipeline stalls to ensure correctness and data consistency.

By implementing these hazard handling techniques, our MIPS Processor effectively mitigates hazards that could affect the performance and correctness of the pipeline. The combination of forwarding, hazard detection, and pipeline stalls ensures that our processor maintains a smooth and efficient execution of instructions, delivering high-performance computing capabilities.

# 0.5 Code Explanation

#### 0.5.1 add r0

```
module add_r0 #(
2
       parameter DATA_WIDTH = 32
   ) (
3
       input [DATA_WIDTH - 1:0] input1,
       input [DATA_WIDTH - 1:0] input2,
       output[DATA_WIDTH - 1:0] dataOut,
       output C,
       output Z,
       output V,
9
       output S
   );
11
   reg [DATA_WIDTH:0] tmpAdd;
12
   reg Ctmp, Ztmp, Vtmp, Stmp;
14
    always @(input1, input2) begin
       Ctmp = 0;
       Ztmp = 0;
16
       Vtmp = 0;
17
       Stmp = 0;
```

```
tmpAdd = input1 + input2;
20
21
       Ctmp = tmpAdd[DATA_WIDTH]; // Carry Flag
22
23
       if(tmpAdd[DATA_WIDTH-1:0] == {(DATA_WIDTH){1'b0}}) begin
24
            Ztmp = 1;
25
26
27
       if((input1[DATA_WIDTH - 1] == input2[DATA_WIDTH - 1]) &&
28
           (tmpAdd[DATA_WIDTH - 1] != input1[DATA_WIDTH - 1])) begin
            Vtmp = 1;
       end
31
       Stmp = tmpAdd[DATA_WIDTH - 1];
32
    end
33
34
    assign dataOut = tmpAdd[DATA_WIDTH - 1:0];
35
    assign C = Ctmp;
    assign Z = Ztmp;
37
    assign V = Vtmp;
38
    assign S = Stmp;
39
40
   endmodule
41
```

This module is an adder circuit that takes two input values and produces their sum. It also outputs flags for carry, zero, overflow, and sign.

#### 0.5.2 alu controller r0

```
module alu_controller_r0 (
       input [2:0] ALUOp,
                                // ALUOp from the main controller
2
                               // Function code from instruction
       input [5:0] funcode,
3
       output [4:0] ALUCtrl,
                               // ALU function
4
       output JumpReg
5
   );
6
   // ALUOp Signals
   localparam ALUadd = 3'b000;
   localparam ALUsub = 3'b001;
10
   localparam ALUand = 3'b010;
11
   localparam ALUor = 3'b011;
12
   localparam ALUxor = 3'b100;
   localparam ALUslt = 3'b101;
14
   localparam ALURtp = 3'b111;
16
   // Function codes
   localparam fun_sll
                           = 6, h00;
18
   localparam fun_srl
                           = 6, h02;
   localparam fun_sra
                          = 6'h03;
   localparam fun_sllv
                          = 6'h04;
22
   localparam fun_srlv
                           = 6'h06;
   localparam fun_srav
                          = 6'h07;
23
   localparam fun_jr
                           = 6, h08;
24
   //localparam fun_jalr = 6'h09;
25
                           = 6'h10;
   localparam fun_mfhi
27 | localparam fun_mthi
                           = 6'h11;
```

```
localparam fun_mflo
                          = 6'h12;
    localparam fun_mtlo
                          = 6'h13:
29
                          = 6'h18;
   localparam fun_mult
30
   localparam fun_multu = 6'h19;
31
   localparam fun_div
                          = 6'h1A;
   localparam fun_divu
                          = 6'h1B;
33
   localparam fun_add
                          = 6, h20;
34
   localparam fun_addu
                          = 6'h21;
35
   localparam fun_sub
                          = 6'h22;
                          = 6, h23;
   localparam fun_subu
                          = 6, h24;
   localparam fun_and
   localparam fun_or
                          = 6'h25;
    localparam fun_xor
                          = 6'h26;
40
    localparam fun_nor
                          = 6'h27;
41
   localparam fun_slt
                          = 6, h2A;
42
                          = 6, h2B;
   localparam fun_sltu
43
44
    always @(ALUOp, funcode) begin
       JumpReg_tmp = 0;
46
47
       //----NOT R-Type -----//
48
       if(ALUOp == ALUadd) begin
49
           ALUCtrl_tmp <= 5'b00000;
50
       end else if(ALUOp == ALUsub) begin
           ALUCtrl_tmp <= 5'b00001;
52
       end else if(ALUOp == ALUand) begin
53
           ALUCtrl_tmp <= 5'b01101;
54
       end else if(ALUOp == ALUor) begin
55
           ALUCtrl_tmp <= 5'b01110;
56
       end else if(ALUOp == ALUxor) begin
57
           ALUCtrl_tmp <= 5'b01111;
       end else if(ALUOp == ALUslt) begin
59
           ALUCtrl_tmp <= 5'b10001;
60
61
       //------ If R-Type -----//
62
       end else if((funcode == fun_add) || (funcode == fun_addu)) begin
63
           ALUCtrl_tmp <= 5'b00000;
       end else if((funcode == fun_sub) || (funcode == fun_subu)) begin
           ALUCtrl_tmp <= 5'b00001;
66
       end else if((funcode == fun_mult) || (funcode == fun_multu)) begin
67
           ALUCtrl_tmp <= 5'b00010;
68
       end else if(funcode == fun_sll) begin
69
           ALUCtrl_tmp <= 5'b00011;
70
       end else if(funcode == fun_sllv) begin
71
           ALUCtrl_tmp <= 5'b00100;
       end else if(funcode == fun_srl) begin
73
           ALUCtrl_tmp <= 5'b00101;
74
       end else if(funcode == fun_srlv) begin
75
           ALUCtrl_tmp <= 5'b00110;
76
       end else if(funcode == fun_sra) begin
           ALUCtrl_tmp <= 5'b00111;
       end else if(funcode == fun_srav) begin
79
           ALUCtrl_tmp <= 5'b01000;
80
       end else if(funcode == fun_mfhi) begin
81
           ALUCtrl_tmp <= 5'b01001;
82
       end else if(funcode == fun_mflo) begin
83
```

```
ALUCtrl_tmp <= 5'b01010;
84
        end else if(funcode == fun_mthi) begin
85
            ALUCtrl_tmp <= 5'b01011;
86
        end else if(funcode == fun_mtlo) begin
87
            ALUCtrl_tmp <= 5'b01100;
        end else if(funcode == fun_and) begin
89
            ALUCtrl_tmp <= 5'b01101;
90
        end else if(funcode == fun_or) begin
91
            ALUCtrl_tmp <= 5'b01110;
92
        end else if(funcode == fun_xor) begin
            ALUCtrl_tmp <= 5'b01111;
        end else if(funcode == fun_nor) begin
            ALUCtrl_tmp <= 5'b10000;
96
        end else if(funcode == fun_slt) begin
97
            ALUCtrl_tmp <= 5'b10001;
98
        end else if(funcode == fun_sltu) begin
99
            ALUCtrl_tmp <= 5'b10010;
100
        end else if(funcode == fun_jr) begin
            ALUCtrl_tmp <= 5'b00000;
            JumpReg_tmp = 1;
        end
    end
106
    assign ALUCtrl = ALUCtrl_tmp;
107
    assign JumpReg = JumpReg_tmp;
    endmodule
```

This module is an ALU (Arithmetic Logic Unit) controller that determines the ALU function code and jump signals based on input values. It provides the ALU function code and indicates whether a jump instruction is executed.

#### 0.5.3 alu r0

```
module alu_r0 #(
       parameter DATA_WIDTH = 32,
2
       parameter CTRL_WIDTH = 5,
       parameter STATUS_WIDTH = 4,
       parameter SHAMT_WIDTH = 5,
       parameter DELAY = 0
   ) (
       input clk,
8
       input rst,
9
       input en_n,
       input [DATA_WIDTH*2-1:0] dataIn,
11
       input [CTRL_WIDTH-1:0] ctrl,
       input [SHAMT_WIDTH-1:0] shamt,
       output [DATA_WIDTH-1:0] dataOut,
14
       output [STATUS_WIDTH-1:0] status
   );
   'define PACK_ARRAY(PK_WIDTH,PK_DEPTH,PK_SRC,PK_DEST, BLOCK_ID, GEN_VAR)
      genvar GEN_VAR; generate for (GEN_VAR=0; GEN_VAR<(PK_DEPTH);</pre>
      GEN_VAR=GEN_VAR+1) begin: BLOCK_ID assign
      PK_DEST[((PK_WIDTH)*GEN_VAR+((PK_WIDTH)-1)):((PK_WIDTH)*GEN_VAR)] =
      PK_SRC[GEN_VAR][((PK_WIDTH)-1):0]; end endgenerate
```

```
'define UNPACK_ARRAY(PK_WIDTH,PK_DEPTH,PK_DEST,PK_SRC, BLOCK_ID, GEN_VAR)
       genvar GEN_VAR; generate for (GEN_VAR=0; GEN_VAR<(PK_DEPTH);</pre>
       GEN_VAR=GEN_VAR+1) begin: BLOCK_ID assign
       PK_DEST[GEN_VAR][((PK_WIDTH)-1):0] =
       PK_SRC[((PK_WIDTH)*GEN_VAR+(PK_WIDTH-1)):((PK_WIDTH)*GEN_VAR)]; end
       endgenerate
20
   wire [DATA_WIDTH - 1:0] tmpIn [1:0];
21
  reg [DATA_WIDTH - 1:0] outtmp;
   wire [DATA_WIDTH - 1:0] addOut;
   wire [DATA_WIDTH - 1:0] subOut;
   wire [2*DATA_WIDTH - 1:0] multOut;
   reg [STATUS_WIDTH - 1:0] statusTmp;
   reg [DATA_WIDTH - 1:0] hi;
   reg [DATA_WIDTH - 1:0] lo;
   wire Cadd, Zadd, Vadd, Sadd, Csub, Zsub, Vsub, Ssub, Cmult, Zmult, Vmult,
       Smult;
30
    'UNPACK_ARRAY(DATA_WIDTH,2,tmpIn,dataIn, U_BLK_0, idx_0)
31
32
     delay #(
33
       .BIT_WIDTH(DATA_WIDTH),
34
       .DEPTH(1),
35
       .DELAY (DELAY)
    ) U_DEL(
37
       .clk(clk),
38
       .rst(rst),
39
       .en_n(en_n),
40
       .dataIn(outtmp),
41
       .dataOut(dataOut)
42
    );
43
44
    delay #(
45
       .BIT_WIDTH(STATUS_WIDTH),
46
       .DEPTH(1),
47
       .DELAY (DELAY)
48
    ) U_DEL2(
       .clk(clk),
       .rst(rst),
51
       .en_n(en_n),
       .dataIn(statusTmp),
       .dataOut(status)
    );
56
    add_r0 #(
57
       .DATA_WIDTH(DATA_WIDTH)
58
    )U_ADD(
       .input1(tmpIn[1]),
60
       .input2(tmpIn[0]),
61
       .dataOut(addOut),
       .C(Cadd),
       .Z(Zadd),
64
       .V(Vadd),
65
       .S(Sadd)
66
    );
67
68
```

```
sub_r0 #(
        .DATA_WIDTH(DATA_WIDTH)
70
     )U_SUB(
71
        .input1(tmpIn[1]),
72
        .input2(tmpIn[0]),
        .dataOut(subOut),
74
        .C(Csub),
75
        .Z(Zsub),
76
        .V(Vsub),
        .S(Ssub)
    );
     mult_r0 #(
81
        .DATA_WIDTH(DATA_WIDTH)
82
     ) U_MULT(
83
        .input1(tmpIn[1]),
84
        .input2(tmpIn[0]),
85
        .dataOut(multOut),
        .C(Cmult),
87
        .Z(Zmult),
88
        .V(Vmult),
89
        .S(Smult)
90
    );
91
     always @(posedge clk) begin
93
        if(rst == 1'b1) begin
94
            hi <= {(DATA_WIDTH){1'b0}};
95
            lo <= {(DATA_WIDTH){1'b0}};</pre>
96
        end else if(ctrl == 5'b00010) begin
97
            hi <= multOut[2*DATA_WIDTH - 1:DATA_WIDTH];
98
            lo <= multOut[DATA_WIDTH-1:0];</pre>
        end else if(ctrl == 5'b01011) begin // mthi
100
            hi <= tmpIn[0];
        end else if(ctrl == 5'b01100) begin // mtlo
            lo <= tmpIn[0];</pre>
        end
     end
105
     always @(dataIn, ctrl, shamt, addOut, subOut, multOut) begin
107
        statusTmp = {(STATUS_WIDTH){1'b0}};
108
        if(ctrl == 5'b00000) begin // add, addu, addi, addiu
            outtmp = addOut;
111
            statusTmp[3] = Cadd;
112
            statusTmp[2] = Zadd;
114
            statusTmp[1] = Vadd;
            statusTmp[0] = Sadd;
        end else if(ctrl == 5'b00001) begin // sub, subu, subi, subiu
            outtmp = subOut;
            statusTmp[3] = Csub;
            statusTmp[2] = Zsub;
            statusTmp[1] = Vsub;
120
            statusTmp[0] = Ssub;
121
        end else if(ctrl == 5'b00010) begin // mult, multu
            outtmp = multOut[DATA_WIDTH-1:0];
            statusTmp[3] = Cmult;
124
```

```
statusTmp[2] = Zmult;
            statusTmp[1] = Vmult;
126
            statusTmp[0] = Smult;
127
        end else if(ctrl == 5'b00011) begin // sll
128
            outtmp = tmpIn[0] << shamt;</pre>
        end else if(ctrl == 5'b00100) begin // sllv
130
            outtmp = tmpIn[0] << tmpIn[1];</pre>
        end else if(ctrl == 5'b00101) begin // srl
            outtmp = tmpIn[0] >> shamt;
        end else if(ctrl == 5'b00110) begin // srlv
134
            outtmp = tmpIn[0] >> tmpIn[1];
        end else if(ctrl == 5'b00111) begin // sra
            outtmp = $signed(tmpIn[0]) >>> shamt;
            //outtmp[DATA_WIDTH-1:DATA_WIDTH-shamt] = tmpIn[0][DATA_WIDTH-1];
138
        end else if(ctrl == 5'b01000) begin // srav
            outtmp = $signed(tmpIn[0]) >>> tmpIn[1];
140
            //outtmp[DATA_WIDTH-1:DATA_WIDTH-shamt] = tmpIn[0][DATA_WIDTH-1];
141
        end else if(ctrl == 5'b01001) begin // mfhi
142
            outtmp = hi;
143
        end else if(ctrl == 5'b01010) begin // mflo
144
            outtmp = lo;
145
        end else if(ctrl == 5'b01011) begin // mthi
146
            //hi <= tmpIn[0];
147
            outtmp = tmpIn[0];
        end else if(ctrl == 5'b01100) begin // mtlo
            //lo <= tmpIn[0];
            outtmp = tmpIn[0];
        end else if(ctrl == 5'b01101) begin
            outtmp = tmpIn[0] & tmpIn[1];
                                              // and, andi
        end else if(ctrl == 5'b01110) begin
154
            outtmp = tmpIn[0] | tmpIn[1];
                                              // or, ori
        end else if(ctrl == 5'b01111) begin
            outtmp = tmpIn[0] ^ tmpIn[1];
                                              // xor, xori
        end else if(ctrl == 5'b10000) begin
158
            outtmp = ~(tmpIn[0]) & ~(tmpIn[1]); // nor
        end else if(ctrl == 5'b10001) begin
160
            if($signed(tmpIn[1]) < $signed(tmpIn[0])) begin // slt</pre>
                outtmp = 32,h00000001;
            end else begin
163
                outtmp = 32'h0000000;
164
            end
165
        end else if(ctrl == 5'b10010) begin
166
            if($unsigned(tmpIn[1]) < $unsigned(tmpIn[0])) begin // sltu</pre>
167
                outtmp = 32'h0000001;
168
            end else begin
                outtmp = 32'h0000000;
            end
        end
        if((ctrl != 5'b00000) && (ctrl != 5'b00001) && (ctrl != 5'b00010)) begin
            if(outtmp[DATA_WIDTH-1:0] == {(DATA_WIDTH){1'b0}}) begin
                 statusTmp[2] = 1;
            end
177
178
            statusTmp[0] = outtmp[DATA_WIDTH-1];
179
        end
180
```

```
181 end
182 endmodule
```

The 'alu r0' module is a Verilog implementation of an Arithmetic Logic Unit (ALU). It performs various operations such as addition, subtraction, multiplication, shifting, and bitwise operations based on the control signal and input data. It provides the output result and status information, including carry, zero, overflow, and sign flags.

# 0.5.4 comparator r0

```
module comparator_r0 #(
       parameter BIT_WIDTH = 32
2
  ) (
3
       input [2*BIT_WIDTH - 1:0] dataIn,
4
       output equal
5
   );
6
       always @(dataIn) begin
           if(dataIn[2*BIT_WIDTH - 1:BIT_WIDTH] == dataIn[BIT_WIDTH - 1:0])
                equal_tmp <= 1'b1;
           end else begin
                equal_tmp <= 1'b0;
           end
       end
       assign equal = equal_tmp;
   endmodule
17
```

The 'comparator r0' module is a Verilog implementation of a comparator. It compares the input data to check if they are equivalent and sets the 'equal' flag accordingly. The module has an internal signal 'equal tmp' that holds the temporary value of the 'equal' flag. The comparison is performed in the combinational logic block using an 'always' block, and the 'equal tmp' value is updated based on the comparison result. The 'equal' output is assigned the value of 'equal tmp'.

#### 0.5.5 controller r0

```
module controller_r0 (
       input [5:0] opcode,
2
       input [5:0] funcode,
                                             // 0 = 20:16, 1 = 15:11, 2 = $31
       output [1:0] RegDst,
       output ALUSrc,
6
       output MemtoReg,
       output RegWrite,
                                   // 0 = output from memory, 1 = 16-bit
       output [1:0] RegWriteSrc,
           left-shifted value for lui, 2 = PC + 4 for JAL
       output MemRead,
       output Jump,
10
       output JumpRegID,
       output BranchBEQ,
       output BranchBNE,
       output [2:0] ALUOp,
14
       output isSigned
15
  );
16
17
```

```
reg [1:0] RegDst_tmp;
    reg ALUSrc_tmp;
19
    reg MemtoReg_tmp;
20
   reg RegWrite_tmp;
21
   reg [1:0] RegWriteSrc_tmp;
   reg MemRead_tmp;
23
   reg BranchBEQ_tmp;
24
   reg BranchBNE_tmp;
25
   reg Jump_tmp;
26
   reg JumpRegID_tmp;
27
    reg [2:0] ALUOp_tmp;
   reg isSigned_tmp;
30
    localparam R_Type = 6'h00;
31
    localparam j
                        = 6'h02;
32
   localparam jal
                        = 6, h03;
33
   localparam beq
                        = 6, h04;
34
                        = 6, h05;
   localparam bne
   localparam blez
                       = 6'h06;
36
   localparam bgtz
                       = 6, h07;
37
                       = 6, h08;
    localparam addi
38
    localparam addiu = 6'h09;
39
   localparam slti
                        = 6, hOA;
40
                        = 6'hOB;
    localparam sltiu
41
                        = 6, hOC;
    localparam andi
    localparam ori
                        = 6'hOD;
43
    localparam xori
                        = 6, h0E;
44
    localparam lui
                        = 6'hOF;
45
                        = 6, h23;
   localparam lw
46
                       = 6, h24;
   localparam lbu
47
                       = 6'h25;
   localparam lhu
   //localparam lwr
                       = 6, h26;
49
   localparam sb
                        = 6, h28;
50
                        = 6, h29;
   localparam sh
51
   //localparam swl
                       = 6'h2A;
52
                        = 6'h2B;
   localparam sw
53
    //localparam swr
                       = 6'h2E;
55
    localparam ALUadd = 3'b000;
                                    // for addi, addiu, lw, lbu, lhu, sb, sh, sw
56
    localparam ALUsub = 3'b001;
                                    // for beq, bne
57
    localparam ALUand = 3'b010;
                                    // for andi
58
    localparam ALUor = 3'b011;
                                    // for ori
59
                                    // for xori
    localparam ALUxor = 3'b100;
60
    localparam ALUslt = 3'b101;
                                   // for slti, sltiu
61
    localparam ALURtp = 3'b111;
                                    // for all R-Type
63
                            = 6, h08;
    localparam fun_jr
64
    always @(opcode, funcode) begin
65
       RegDst_tmp = 2'b00;
66
       ALUSrc_tmp = 0;
67
       MemtoReg_tmp = 0;
       RegWrite_tmp = 0;
69
       RegWriteSrc_tmp = 2'b00;
70
       MemRead_tmp = 0;
71
       BranchBEQ_tmp = 0;
72
       BranchBNE_tmp = 0;
73
```

```
Jump_tmp = 0;
74
        ALUOp_tmp = 3,0000;
75
        isSigned_tmp = 0;
76
77
        JumpRegID_tmp = 0;
79
        case(opcode)
80
             R_Type: begin
81
                 RegDst_tmp = 2'b01;
82
                 RegWrite_tmp = 1;
83
                  ALUOp_tmp = ALURtp;
                  if(funcode == fun_jr) begin
86
                      JumpRegID_tmp = 1;
87
                  end
88
             end
89
90
             addi: begin
91
                 ALUSrc_tmp = 1;
92
                 RegWrite_tmp = 1;
93
                  ALUOp_tmp = ALUadd;
94
                  isSigned_tmp = 1;
95
             end
96
             addiu: begin
                  ALUSrc_tmp = 1;
99
                 RegWrite_tmp = 1;
100
                  ALUOp_tmp = ALUadd;
101
             end
             slti: begin
104
                 ALUSrc_tmp = 1;
105
106
                 ALUOp_tmp = ALUslt;
                 RegWrite_tmp = 1;
                  isSigned_tmp = 1;
108
             end
             sltiu: begin
                  ALUSrc_tmp = 1;
112
                  ALUOp_tmp = ALUslt;
113
                 RegWrite_tmp = 1;
114
             end
116
             andi: begin
117
118
                 ALUSrc_tmp = 1;
119
                 RegWrite_tmp = 1;
                  ALUOp_tmp = ALUand;
120
             end
121
             ori: begin
123
                  ALUSrc_tmp = 1;
125
                  RegWrite_tmp = 1;
                  ALUOp_tmp = ALUor;
126
             end
127
128
             xori: begin
129
```

```
ALUSrc_tmp = 1;
130
                  RegWrite_tmp = 1;
131
                  ALUOp_tmp = ALUxor;
             end
134
             lui: begin
135
136
                 RegWrite_tmp = 1;
                 RegWriteSrc_tmp = 2'b01;
137
                  isSigned_tmp = 1;
138
139
             end
             lbu: begin
                  ALUSrc_tmp = 1;
142
                 MemtoReg_tmp = 1;
143
                 RegWrite_tmp = 1;
144
                 MemRead_tmp = 1;
145
                 ALUOp_tmp = ALUadd;
146
             end
147
148
149
             lhu: begin
                  ALUSrc_tmp = 1;
                 MemtoReg_tmp = 1;
151
                 RegWrite_tmp = 1;
                 MemRead_tmp = 1;
                  ALUOp_tmp = ALUadd;
             end
155
156
             lw: begin
                  ALUSrc_tmp = 1;
158
                 MemtoReg_tmp = 1;
                 RegWrite_tmp = 1;
                 MemRead_tmp = 1;
161
162
                  ALUOp_tmp = ALUadd;
                  isSigned_tmp = 1;
163
             end
164
165
             sb: begin
                  ALUSrc_tmp = 1;
                  ALUOp_tmp = ALUadd;
168
                  isSigned_tmp = 1;
169
             end
171
             sh: begin
                 ALUSrc_tmp = 1;
173
174
                 ALUOp_tmp = ALUadd;
175
                  isSigned_tmp = 1;
             end
177
             sw: begin
178
                  ALUSrc_tmp = 1;
                  ALUOp_tmp = ALUadd;
                  isSigned_tmp = 1;
181
             end
182
183
             beq: begin
184
                  BranchBEQ_tmp = 1;
185
```

```
ALUOp_tmp = ALUsub;
186
                  isSigned_tmp = 1;
187
             end
188
189
             bne: begin
                 BranchBNE_tmp = 1;
191
                 ALUOp_tmp = ALUsub;
                 isSigned_tmp = 1;
193
             end
194
195
             j: begin
                  Jump_tmp = 1;
                  isSigned_tmp = 1;
198
199
200
             jal: begin
201
                 Jump_tmp = 1;
202
                 RegDst_tmp = 2'b10;
203
                 RegWrite_tmp = 1;
204
                 RegWriteSrc_tmp = 2'b10;
205
                 isSigned_tmp = 1;
206
             end
207
        endcase
208
     end
210
211
     assign RegDst = RegDst_tmp;
212
     assign ALUSrc = ALUSrc_tmp;
213
     assign MemtoReg = MemtoReg_tmp;
214
     assign RegWrite = RegWrite_tmp;
215
     assign RegWriteSrc = RegWriteSrc_tmp;
     assign MemRead = MemRead_tmp;
217
     assign BranchBEQ = BranchBEQ_tmp;
218
     assign BranchBNE = BranchBNE_tmp;
219
     assign Jump = Jump_tmp;
220
     assign JumpRegID = JumpRegID_tmp;
221
     assign ALUOp = ALUOp_tmp;
     assign isSigned = isSigned_tmp;
224
    endmodule
225
```

The controller r0 module is a Verilog implementation of a main controller for a processor. It takes opcode and funcode inputs and generates control signals for various components of the processor. The module has several output signals that control different parts of the processor. Here is a brief description of the output signals:

- 'RegDst': Specifies the destination register for the result of an instruction.
- 'ALUSrc': Determines whether the second operand of the ALU should come from a register or an
  immediate value.
- 'MemtoReg': Specifies whether the data to be written to a register should come from memory.
- 'RegWrite': Enables or disables the write operation to a register.
- 'RegWriteSrc': Specifies the source for the data to be written to a register.
- 'MemRead': Enables or disables the read operation from memory.

- 'Jump': Indicates whether a jump instruction is being executed.
- 'JumpRegID': Specifies the type of jump instruction.
- 'BranchBEQ': Indicates whether a branch on equal instruction is being executed.
- 'BranchBNE': Indicates whether a branch on not equal instruction is being executed.
- 'ALUOp': Specifies the operation to be performed by the ALU.
- 'isSigned': Indicates whether the instruction involves signed data.

The module uses a combinational logic block to determine the values of these signals based on the input opcode and funcode. It assigns the calculated values to the corresponding output signals.

#### 0.5.6 counter r0

```
module counter_r0 #(
       parameter MAX_COUNT = 4,
2
       parameter COUNT_WIDTH = log2(MAX_COUNT) + 1,
3
       parameter DELAY = 0
   ) (
5
       input clk,
6
       input rst,
       input load,
       input pause,
9
       input [COUNT_WIDTH - 1:0] countIn,
10
       output [COUNT_WIDTH - 1:0] countOut,
       // Delay
       input en_n
14
   );
16
17
   function integer log2; //This is a macro function (no hardware created)
18
       which finds the log2, returns log2
      input [31:0] val; //input to the function
19
      integer
      begin
21
          log2 = 0;
22
          for(i = 0; 2**i < val; i = i + 1)</pre>
            log2 = i + 1;
24
25
      end
   endfunction
   reg [COUNT_WIDTH - 1:0] countValue; // Register to hold the count value
28
   wire [COUNT_WIDTH - 1:0] countMax = MAX_COUNT;
29
    always @(posedge clk) begin
30
       if(rst) begin
31
            countValue <= {(COUNT_WIDTH){1'b0}};</pre>
                                                            // Reset the count to
32
               zero
33
       end else begin
            if(load) begin
34
                countValue <= countIn;</pre>
                                                            // If load = 1 then set
35
                    count value to the input value
            end else if(pause) begin
36
```

```
countValue <= countValue;</pre>
                                                               // If pause = 1 hold the
37
                     value
            end else if(countValue^countMax) begin
38
                 countValue <= countValue + 1;</pre>
                                                               // Increase count value
39
                     by 1
            end else begin
40
                 countValue <= {(COUNT_WIDTH){1'b0}};</pre>
                                                              // If at MAX_COUNT next
41
                     value is 0
            end
42
        end
43
    end
     delay #(
46
        .BIT_WIDTH(COUNT_WIDTH),
47
        .DEPTH(1),
48
        .DELAY (DELAY)
49
    ) U_IP(
50
        .clk(clk),
51
        .rst(rst),
52
        .en_n(en_n),
53
        .dataIn(countValue),
        .dataOut(countOut)
55
    );
56
    //assign countOut = countValue;
                                                // Assign output
   endmodule
60
```

This Verilog code implements a counter module with configurable parameters for maximum count value, count width, and delay. The counter increments on each clock cycle unless it reaches the maximum count value, in which case it wraps around to zero. The count value can be loaded from an input and can be paused based on the pause input. The final count value is passed through a delay component before being outputted as countOut.

# 0.5.7 datapath r0

```
module datapath_r0 #(
       parameter DATA_WIDTH = 32,
2
       parameter ADDR_WIDTH = 5
   ) (
       input clk,
       input rst,
6
       input en_n
   );
   wire [4:0] WriteReg;
                                             // Register to write to
   wire JumpReg;
11
12
   // IF
13
   wire [DATA_WIDTH - 1:0] BranchOut;
                                            // Output of Branch Mux
14
   wire [DATA_WIDTH - 1:0] JumpOut;
                                             // Output of Jump Mux
   wire [DATA_WIDTH - 1:0] JumpRegOut;
       [DATA_WIDTH - 1:0] PC;
                                        // PC
18
   wire [DATA_WIDTH - 1:0] address;
19
                                            // PC + 4
wire [DATA_WIDTH - 1:0] PCPlus4;
```

```
wire [DATA_WIDTH - 1:0] instruction;
22
   // IF/ID
23
  wire [DATA_WIDTH - 1:0] IF_ID_PC;
  wire [DATA_WIDTH - 1:0] IF_ID_PCPlus4;
  wire [DATA_WIDTH - 1:0] IF_ID_Instruction;
  // ID
28
  wire isSigned;
  wire Jump;
   wire JumpRegID;
   wire [1:0] RegDst; // 0 = 20:16, 1 = 15:11, 2 = $31
   wire ALUSrc;
33
   wire [2:0] ALUOp; // Input to the ALU Controller
   wire [4:0] ALUCtrl; // Input to the ALU
   wire BranchBEQ;
  wire BranchBNE;
  wire MemtoReg;
  wire ID_MemRead;
  wire RegWrite;
  wire [1:0] RegWriteSrc; // 0 = output from memory, 1 = 16-bit left-shifted
      value for lui, 2 = PC + 4 for JAL
   wire [2*DATA_WIDTH - 1:0] RegFileOut; // 2 Outputs from the Reg file
   wire equal;
   wire [DATA_WIDTH - 1:0] SignExtOut; // Output of Sign Extender
45
   // Hazard Detection Unit
47
   wire PCWrite;
  wire ID_EX_CtrlFlush;
  wire IF_ID_Flush;
  wire IF_ID_Hold;
51
52
  // ID/EX
53
                                  // ALU Source Select
  wire ID_EX_ALUSrc;
  wire [2:0] ID_EX_ALUOp;
                                       // ALU Operation
  wire [1:0] ID_EX_RegDst;
                                           // Destination Reg Select
                                   // Pass through to MEM
   wire ID_EX_BranchBEQ;
58
                                   // Pass through to MEM
   wire ID_EX_BranchBNE;
59
                                   // Pass through to MEM
   wire [5:0] ID_EX_Opcode;
60
61
   wire ID_EX_MemtoReg;
                                   // Pass through to MEM
  wire ID_EX_MemRead;
                                  // Pass through to MEM
  wire ID_EX_RegWrite;
  wire [1:0] ID_EX_RegWriteSrc; // Pass through to MEM
65
66
67
   wire [DATA_WIDTH - 1:0] ID_EX_PCPlus4;
   wire [2*DATA_WIDTH - 1:0] ID_EX_RegFileOut;
   wire [DATA_WIDTH - 1:0] ID_EX_SignExtOut;
   wire [4:0] ID_EX_Instruction25to21;
71
   wire [4:0] ID_EX_Instruction20to16;
   wire [4:0] ID_EX_Instruction15to11;
73
74
75 // EX
```

```
wire [DATA_WIDTH - 1:0] ALUSrcOut; // Output of ALU Source Mux
   wire [DATA_WIDTH - 1:0] ALUOut; // Output of ALU
   wire [3:0] StatusReg;
                                   // Status Register from ALU
   // EX/MEM
   wire EX_MEM_BranchBEQ;
                                   // if BEQ
   wire EX_MEM_BranchBNE;
                                   // if BNE
   wire [3:0] EX_MEM_StatusReg;
                                            // status reg for use with branch,
       etc...
                                   // Load or store opcode for Memory Controller
   wire [5:0] EX_MEM_Opcode;
84
                                   // Pass through to WB
   wire EX_MEM_MemtoReg;
                                   // Pass through to WB
   wire EX_MEM_RegWrite;
87
   wire [1:0] EX_MEM_RegWriteSrc; // Pass through to WB
88
   wire [DATA_WIDTH - 1:0] EX_MEM_BranchADD;
                                                       // Result of addition in
       EX stage
   wire [DATA_WIDTH - 1:0] EX_MEM_PCPlus4;
   wire [DATA_WIDTH - 1:0] EX_MEM_SignExtOut;
   wire [DATA_WIDTH - 1:0] EX_MEM_ALUOut;
   wire [DATA_WIDTH - 1:0] EX_MEM_ReadData2;
   wire [ADDR_WIDTH - 1:0] EX_MEM_WriteReg;
   // MEM
   wire [5:0] ALUaddress;
   wire [1:0] MemSelect;
   wire [3:0] MemRead;
101
   wire [3:0] MemWrite;
   wire MemMux1Sel;
   wire [1:0] MemMux2Sel;
   wire [1:0] MemMux3Sel;
   wire [7:0] MemMux1Out;
   wire [7:0] MemMux2Out;
   wire [7:0] MemMux3Out;
   wire [DATA_WIDTH - 1:0] DataMemOut; // Output from Data Memory
   wire [DATA_WIDTH - 1:0] MemOut;
112
   // MEM/WB
113
                                   // Choose between Memory Out or ALU Result
   wire MEM_WB_MemtoReg;
114
   wire MEM_WB_RegWrite;
                                   // Write enable for Reg File
   wire [1:0] MEM_WB_RegWriteSrc; // Choose between output of MemtoReg,
      Immediate Value, or $PC+4
   wire [DATA_WIDTH - 1:0] MEM_WB_PCPlus4;
   wire [DATA_WIDTH - 1:0] MEM_WB_SignExtOut;
   wire [DATA_WIDTH - 1:0] MEM_WB_DataMemOut;
   wire [DATA_WIDTH - 1:0] MEM_WB_MemOut;
   wire [DATA_WIDTH - 1:0] MEM_WB_ALUOut;
   wire [ADDR_WIDTH - 1:0] MEM_WB_WriteReg;
125
   wire [DATA_WIDTH - 1:0] MemtoRegOut;
                                          // Out of MemtoReg Mux
126
   wire [DATA_WIDTH - 1:0] WriteData;
                                          // Data Written to Reg file
127
128
```

```
// Forwarding Unit
   wire [1:0] ForwardA;
130
   wire [1:0] ForwardB;
131
   wire [DATA_WIDTH - 1:0] ForwardAOut;
   wire [DATA_WIDTH - 1:0] ForwardBOut;
    // ----- Forwarding Components ----- //
    forwardingUnit_r0 #(
136
        .BIT_WIDTH(ADDR_WIDTH)
    ) U_FWDUNIT (
138
        .ID_EX_Rs(ID_EX_Instruction25to21),
        .ID_EX_Rt(ID_EX_Instruction20to16),
        .EX_MEM_Rd(EX_MEM_WriteReg),
141
        .MEM_WB_Rd (MEM_WB_WriteReg),
142
        .EX_MEM_RegWrite(EX_MEM_RegWrite),
143
        .MEM_WB_RegWrite(MEM_WB_RegWrite),
144
        .ForwardA (ForwardA),
145
        .ForwardB (ForwardB)
146
    );
147
148
    mux #(
149
        .BIT_WIDTH(DATA_WIDTH),
        .DEPTH(3)
    ) U_FWDA (
152
        .dataIn({EX_MEM_ALUOut, MemtoRegOut, ID_EX_RegFileOut[2*DATA_WIDTH -
            1:DATA_WIDTH] }),
        .sel(ForwardA),
154
        .dataOut(ForwardAOut)
    );
    mux #(
        .BIT_WIDTH(DATA_WIDTH),
        .DEPTH(3)
160
    ) U_FWDB (
161
        .dataIn({EX_MEM_ALUOut, MemtoRegOut, ID_EX_RegFileOut[DATA_WIDTH -
162
           1:0]}),
        .sel(ForwardB),
        .dataOut(ForwardBOut)
    );
165
166
    // ----- Hazard Detection Unit ----- //
167
    hazardDetectionUnit_r0 U_HDU(
168
        .IF_ID_Opcode(IF_ID_Instruction[31:26]),
169
        .IF_ID_Funcode(IF_ID_Instruction[5:0]),
170
        .IF_ID_Rs(IF_ID_Instruction[25:21]),
        .IF_ID_Rt(IF_ID_Instruction[20:16]),
172
        .ID_EX_MemRead(ID_EX_MemRead),
        .ID_EX_Rt(ID_EX_Instruction20to16),
174
        .equal(equal),
        .ID_EX_Rd(WriteReg),
        .EX_MEM_Rd(EX_MEM_WriteReg),
        .ID_EX_RegWrite(ID_EX_RegWrite),
178
        .EX_MEM_RegWrite(EX_MEM_RegWrite),
        .PCWrite(PCWrite),
180
        .ID_EX_CtrlFlush(ID_EX_CtrlFlush),
181
        .IF_ID_Flush(IF_ID_Flush),
182
```

```
.IF_ID_Hold(IF_ID_Hold)
183
     );
184
185
     // ----- PIPELINE REGS ----- //
186
     // IF/ID Register
     delay #(
188
        .BIT_WIDTH(DATA_WIDTH),
189
        .DEPTH(3),
190
        .DELAY(1)
     ) U_IF_ID_REG (
        .clk(clk),
        .rst(IF_ID_Flush | rst),
        .en_n(IF_ID_Hold),
195
        .dataIn({PC, PCPlus4, instruction}),
196
        .dataOut({IF_ID_PC, IF_ID_PCPlus4, IF_ID_Instruction})
     );
198
199
     // ID/EX Register
200
     // --- CONTROL PIPELINE REGS --- //
201
     delay #(
202
        .BIT_WIDTH(1),
203
        .DEPTH(6),
204
        .DELAY(1)
205
     ) U_ID_EX_REGO (
        .clk(clk),
        .rst(ID_EX_CtrlFlush | rst),
208
        .en_n(1'b0),
209
        .dataIn({ALUSrc, BranchBEQ, BranchBNE, MemtoReg, ID_MemRead, RegWrite}),
210
        .dataOut({ID_EX_ALUSrc, ID_EX_BranchBEQ, ID_EX_BranchBNE,
211
            ID_EX_MemtoReg, ID_EX_MemRead, ID_EX_RegWrite})
     );
212
213
      delay #(
214
        .BIT_WIDTH(2),
215
        .DEPTH(2),
216
        .DELAY(1)
217
     ) U_ID_EX_REG1 (
        .clk(clk),
        .rst(ID_EX_CtrlFlush | rst),
220
        .en_n(1'b0),
221
        .dataIn({RegDst, RegWriteSrc}),
222
        .dataOut({ID_EX_RegDst, ID_EX_RegWriteSrc})
223
     );
224
225
      delay #(
        .BIT_WIDTH(3),
227
        .DEPTH(1),
228
        .DELAY(1)
229
     ) U_ID_EX_REG2 (
230
        .clk(clk),
        .rst(ID_EX_CtrlFlush | rst),
232
        .en_n(1'b0),
233
        .dataIn(ALUOp),
234
        .dataOut(ID_EX_ALUOp)
235
     );
236
237
```

```
// --- END CONTROL PIPELINE REGS --- //
239
      delay #(
240
         .BIT_WIDTH(6),
241
         .DEPTH(1),
         .DELAY(1)
243
     ) U_ID_EX_REG3 (
244
         .clk(clk),
245
         .rst(rst),
246
         .en_n(1'b0),
         .dataIn(IF_ID_Instruction[31:26]),
         .dataOut(ID_EX_Opcode)
     );
250
251
     delay #(
252
         .BIT_WIDTH(DATA_WIDTH),
253
         .DEPTH(4),
254
         .DELAY(1)
255
     ) U_ID_EX_REG4 (
256
        .clk(clk),
257
         .rst(rst),
258
         .en_n(1'b0),
259
         .dataIn({IF_ID_PCPlus4, RegFileOut, SignExtOut}),
260
         .dataOut({ID_EX_PCPlus4, ID_EX_RegFileOut, ID_EX_SignExtOut})
     );
262
263
     delay #(
264
         .BIT_WIDTH(ADDR_WIDTH),
265
         .DEPTH(3),
266
         .DELAY(1)
267
     ) U_ID_EX_REG5 (
         .clk(clk),
269
         .rst(rst),
270
         .en_n(1'b0),
271
         .dataIn({IF_ID_Instruction[25:21], IF_ID_Instruction[20:16],
272
             IF_ID_Instruction[15:11]}),
         .dataOut({ID_EX_Instruction25to21, ID_EX_Instruction20to16,
             ID_EX_Instruction15to11})
     );
274
275
     // EX/MEM Register
276
     delay #(
277
         .BIT_WIDTH(1),
278
         .DEPTH(4),
279
         .DELAY(1)
     ) U_EX_MEM_REGO (
281
         .clk(clk),
         .rst(rst),
283
         .en_n(1'b0),
284
         .\, \mathtt{dataIn}\,(\{\mathtt{ID\_EX\_BranchBEQ}\,,\ \mathtt{ID\_EX\_BranchBNE}\,,\ \mathtt{ID\_EX\_MemtoReg}\,,
             ID_EX_RegWrite}),
         .dataOut({EX_MEM_BranchBEQ, EX_MEM_BranchBNE, EX_MEM_MemtoReg,
286
             EX_MEM_RegWrite})
     );
287
288
     delay #(
289
```

```
.BIT_WIDTH(2),
290
         .DEPTH(1),
291
         .DELAY(1)
292
     ) U_EX_MEM_REG1 (
293
         .clk(clk),
294
         .rst(rst),
295
         .en_n(1'b0),
296
         .dataIn(ID_EX_RegWriteSrc),
297
         .dataOut(EX_MEM_RegWriteSrc)
298
     );
299
      delay #(
         .BIT_WIDTH(4),
302
         .DEPTH(1),
303
         .DELAY(1)
304
     ) U_EX_MEM_REG2 (
305
         .clk(clk),
306
         .rst(rst),
307
         .en_n(1'b0),
308
         .dataIn(StatusReg),
309
         .dataOut(EX_MEM_StatusReg)
310
     );
311
312
      delay #(
313
         .BIT_WIDTH(6),
         .DEPTH(1),
315
         .DELAY(1)
316
     ) U_EX_MEM_REG3 (
317
         .clk(clk),
318
         .rst(rst),
319
         .en_n(1'b0),
320
         .dataIn(ID_EX_Opcode),
321
         .dataOut(EX_MEM_Opcode)
     );
324
      delay #(
325
         .BIT_WIDTH(DATA_WIDTH),
         .DEPTH(5),
         .DELAY(1)
328
     ) U_EX_MEM_REG4 (
         .clk(clk),
         .rst(rst),
331
         .en_n(1'b0),
332
         .dataIn({{ID_EX_SignExtOut[29:0], 2'b00} + ID_EX_PCPlus4, ID_EX_PCPlus4,
333
            ID_EX_SignExtOut, ALUOut, ForwardBOut}),
         .dataOut({EX_MEM_BranchADD, EX_MEM_PCPlus4, EX_MEM_SignExtOut,
334
            EX_MEM_ALUOut, EX_MEM_ReadData2})
     );
335
336
       delay #(
337
         .BIT_WIDTH(ADDR_WIDTH),
         .DEPTH(1),
339
         .DELAY(1)
340
     ) U_EX_MEM_REG5 (
341
         .clk(clk),
342
         .rst(rst),
343
```

```
.en_n(1,b0),
344
         .dataIn(WriteReg),
345
         .dataOut(EX_MEM_WriteReg)
346
     );
347
348
     // MEM/WB Register
349
     delay #(
350
        .BIT_WIDTH(1),
351
        .DEPTH(2),
352
        .DELAY(1)
353
     ) U_MEM_WB_REGO (
         .clk(clk),
         .rst(rst),
356
         .en_n(1'b0),
357
        .dataIn({EX_MEM_MemtoReg, EX_MEM_RegWrite}),
358
         .dataOut({MEM_WB_MemtoReg, MEM_WB_RegWrite})
359
     );
360
361
      delay #(
362
        .BIT_WIDTH(2),
363
        .DEPTH(1),
364
        .DELAY(1)
365
     ) U_MEM_WB_REG1 (
366
        .clk(clk),
        .rst(rst),
         .en_n(1'b0),
369
         .dataIn(EX_MEM_RegWriteSrc),
370
         .dataOut(MEM_WB_RegWriteSrc)
371
     );
372
373
     delay #(
374
        .BIT_WIDTH(DATA_WIDTH),
375
        .DEPTH(5),
376
        .DELAY(1)
377
     ) U_MEM_WB_REG2 (
378
        .clk(clk),
379
        .rst(rst),
         .en_n(1'b0),
         .dataIn({EX_MEM_PCPlus4, EX_MEM_SignExtOut, DataMemOut, MemOut,
382
            EX_MEM_ALUOut}),
        .dataOut({MEM_WB_PCPlus4, MEM_WB_SignExtOut, MEM_WB_DataMemOut,
383
            MEM_WB_MemOut, MEM_WB_ALUOut})
     );
384
385
     delay #(
        .BIT_WIDTH(ADDR_WIDTH),
387
        .DEPTH(1),
388
        .DELAY(1)
389
     ) U_MEM_WB_REG3 (
390
        .clk(clk),
        .rst(rst),
         .en_n(1'b0),
393
         .dataIn(EX_MEM_WriteReg),
394
         .dataOut(MEM_WB_WriteReg)
395
     );
396
397
```

```
398
     // ---- INSTRUCTION FETCH (IF) ---- //
399
      mux #(
400
        .BIT_WIDTH(DATA_WIDTH),
401
        .DEPTH(2)
402
     ) U_BRANCHMUX (
403
        .dataIn({{SignExtOut [29:0], 2'b00} + IF_ID_PCPlus4, PCPlus4}),
404
        .sel((BranchBEQ & equal) | (BranchBNE & ~equal)),
405
        .dataOut(BranchOut)
406
    );
407
      mux #(
        .BIT_WIDTH(DATA_WIDTH),
410
        .DEPTH(2)
411
     ) U_JUMPMUX(
412
        .dataIn({{IF_ID_PCPlus4[31:28], {IF_ID_Instruction[25:0], 2'b00}},
413
            BranchOut }),
        .sel(Jump),
414
        .dataOut(JumpOut)
415
    );
416
417
      mux #(
418
        .BIT_WIDTH(DATA_WIDTH),
419
        .DEPTH(2)
     ) U_JUMPREGMUX (
421
         .dataIn({RegFileOut[2*DATA_WIDTH - 1:DATA_WIDTH], JumpOut}),
422
         .sel(JumpRegID),
423
        .dataOut(JumpRegOut)
424
     );
425
426
      rom U_rom(
427
        .q(instruction),
428
        .a(address[6:0])
429
     );
430
431
     // ---- INSTRUCTION DECODE (ID) ---- //
432
      controller_r0 U_CONTROLLER(
         .opcode(IF_ID_Instruction[31:26]),
         .funcode(IF_ID_Instruction[5:0]),
435
        .RegDst(RegDst),
436
        .ALUSrc(ALUSrc),
437
        .MemtoReg(MemtoReg),
438
        .MemRead(ID_MemRead),
439
        .RegWrite(RegWrite),
440
441
        .RegWriteSrc(RegWriteSrc),
        .Jump(Jump),
442
        .JumpRegID(JumpRegID),
443
        .BranchBEQ(BranchBEQ),
444
        .BranchBNE(BranchBNE),
445
        .ALUOp(ALUOp),
        .isSigned(isSigned)
     );
448
449
      registerFile #(
450
        .DATA_WIDTH(DATA_WIDTH),
451
        .RD_DEPTH(2),
452
```

```
.REG_DEPTH(32),
453
        . ADDR_WIDTH (ADDR_WIDTH)
454
     )U_REGFILE(
455
        .clk(clk),
456
        .rst(rst),
457
        .wr(MEM_WB_RegWrite),
458
        .rr({IF_ID_Instruction[25:21], IF_ID_Instruction[20:16]}),
459
        .rw(MEM_WB_WriteReg),
460
        .d(WriteData),
461
        .q(RegFileOut)
462
     );
     comparator_r0 #(
465
        .BIT_WIDTH(DATA_WIDTH)
466
     ) U_COMPARE(
467
        .dataIn(RegFileOut),
468
        .equal(equal)
469
     );
470
471
      signextender_r0 #(
472
        .IN_WIDTH(16),
473
        .OUT_WIDTH(DATA_WIDTH),
474
        .DEPTH(1),
475
        .DELAY(0)
     ) U_SIGNEXTENDER (
        .clk(clk),
        .rst(rst),
479
        .en_n(en_n),
480
        .dataIn(IF_ID_Instruction[15:0]),
481
        .dataOut(SignExtOut),
482
        .isSigned(isSigned)
483
     );
484
485
     // ---- EXECUTE (EX) ---- //
486
      mux #(
487
        .BIT_WIDTH(DATA_WIDTH),
488
        .DEPTH(2)
     ) U_ALUSRCMUX (
        //.dataIn({ID_EX_SignExtOut, ID_EX_RegFileOut[DATA_WIDTH - 1:0]}),
491
        .dataIn({ID_EX_SignExtOut, ForwardBOut}),
492
        .sel(ID_EX_ALUSrc),
493
        .dataOut(ALUSrcOut)
494
     );
495
496
497
      alu_controller_rO U_ALUCONTROLLER(
        .ALUOp(ID_EX_ALUOp),
498
        .funcode(ID_EX_SignExtOut[5:0]),
499
        .ALUCtrl(ALUCtrl),
500
        .JumpReg(JumpReg)
501
     );
502
      alu_r0 #(
504
        .DATA_WIDTH(DATA_WIDTH),
505
        .CTRL_WIDTH(5),
506
        .STATUS_WIDTH(4),
507
        .SHAMT_WIDTH(5),
508
```

```
.DELAY(0)
     )U_ALU(
510
        .clk(clk),
511
        .rst(rst),
512
        .en_n(en_n),
513
        .dataIn({ForwardAOut, ALUSrcOut}),
514
        .ctrl(ALUCtrl),
        .shamt(ID_EX_SignExtOut[10:6]),
        .dataOut(ALUOut),
        .status(StatusReg)
518
    );
      mux #(
521
        .BIT_WIDTH(ADDR_WIDTH),
        .DEPTH(3)
     ) U_REGDSTMUX (
        .dataIn({5'b11111, ID_EX_Instruction15to11, ID_EX_Instruction20to16}),
        .sel(ID_EX_RegDst),
526
        .dataOut(WriteReg)
527
    );
528
    // ---- MEMORY (MEM) ---- //
    // ---- Memory Muxes ---- //
     mux #(
532
        .BIT_WIDTH(8),
        .DEPTH(2)
534
     ) U_MEMMUX1(
        .dataIn({EX_MEM_ReadData2[15:8], EX_MEM_ReadData2[7:0]}),
536
        .sel(MemMux1Sel),
        .dataOut(MemMux1Out)
538
    );
539
540
    mux #(
541
        .BIT_WIDTH(8),
        .DEPTH(3)
543
     ) U_MEMMUX2(
        .dataIn({EX_MEM_ReadData2[23:16], EX_MEM_ReadData2[15:8],
            EX_MEM_ReadData2[7:0]}),
        .sel(MemMux2Sel),
546
        .dataOut(MemMux2Out)
547
    );
548
549
    mux #(
        .BIT_WIDTH(8),
551
552
        .DEPTH(3)
553
     ) U_MEMMUX3(
        .dataIn({EX_MEM_ReadData2[31:24], EX_MEM_ReadData2[15:8],
            EX_MEM_ReadData2[7:0]}),
        .sel(MemMux3Sel),
        .dataOut(MemMux3Out)
     );
     // ---- Data Memory ---- //
559
     ram U_ram0(
        .q(DataMemOut[7:0]),
561
        .d(EX_MEM_ReadData2[7:0]),
562
```

```
.a(ALUaddress),
563
         .rst(rst),
564
         .we(MemWrite[0]),
565
         .re(MemRead[0]),
566
         .clk(clk)
567
     );
568
569
     ram U_ram1(
         .q(DataMemOut[15:8]),
         .d(MemMux1Out),
572
         .a(ALUaddress),
         .rst(rst),
         .we(MemWrite[1]),
         .re(MemRead[1]),
576
         .clk(clk)
     );
578
579
     ram U_ram2(
580
         .q(DataMemOut[23:16]),
581
         .d(MemMux2Out),
582
         .a(ALUaddress),
583
         .rst(rst),
584
         .we(MemWrite[2]),
585
         .re(MemRead[2]),
         .clk(clk)
     );
588
589
     ram U_ram3(
590
         .q(DataMemOut[31:24]),
591
         .d(MemMux3Out),
         .a(ALUaddress),
593
         .rst(rst),
594
595
         .we(MemWrite[3]),
         .re(MemRead[3]),
596
         .clk(clk)
     );
598
599
      memout_r0 # (
         .DATA_WIDTH(8)
601
     ) U_MEMOUT (
602
         .MemOOut(DataMemOut[7:0]),
603
         .Mem1Out(DataMemOut[15:8]),
604
         .Mem2Out(DataMemOut[23:16]),
605
         .Mem3Out(DataMemOut[31:24]),
606
         .MemSel(MemSelect),
607
         .Opcode(EX_MEM_Opcode),
608
         .MemOut(MemOut)
609
610
     );
611
612
     memcontroller_rO U_MEMCONTROLLER(
613
         .opcode(EX_MEM_Opcode),
614
         .MemSelect(MemSelect),
615
         .MemWrite(MemWrite),
616
         .MemRead (MemRead),
617
         .MemMux1Sel(MemMux1Sel),
618
```

```
.MemMux2Sel(MemMux2Sel),
        .MemMux3Sel(MemMux3Sel)
620
    );
621
622
    // ---- WWRITE BACK (WB) ---- //
623
     mux #(
624
        .BIT_WIDTH(DATA_WIDTH),
625
        .DEPTH(2)
626
    ) U_MEMTOREGMUX (
627
        .dataIn({MEM_WB_MemOut, MEM_WB_ALUOut}),
        .sel(MEM_WB_MemtoReg),
        .dataOut(MemtoRegOut)
    );
631
632
     mux #(
633
        .BIT_WIDTH(DATA_WIDTH),
634
        .DEPTH(3)
635
    )U_REGWRITESRCMUX(
636
        .dataIn({MEM_WB_PCPlus4, {MEM_WB_SignExtOut[15:0], 16'h0000},
637
            MemtoRegOut }) ,
        .sel(MEM_WB_RegWriteSrc),
        .dataOut(WriteData)
639
    );
640
     assign PCPlus4 = PC + 4;
     assign address = PC >> 2; // Shift PC by two since ROM is byte-addressable
643
644
     // ----- Memory Signals ----- //
645
     assign ALUaddress = EX_MEM_ALUOut[7:2];  // Calculated Address bits
646
     assign MemSelect = EX_MEM_ALUOut[1:0]; // Select bits from ALU output
647
648
     always @(posedge clk) begin
649
        if(rst == 1'b1) begin
650
            PC <= {(DATA_WIDTH){1'b0}};</pre>
651
        end else begin
652
            if(PCWrite) begin
653
                PC <= JumpRegOut;</pre>
            end
        end
     end
657
    endmodule
```

Datapath implementation of the processor includes an instance of each module and takes care of the PC.

# 0.5.8 delay r0

```
module delay_r0 #(
    parameter BIT_WIDTH = 4,
    parameter DEPTH = 2,
    parameter DELAY = 4
)(
    input clk,
    input rst,
    input en_n,
    input [BIT_WIDTH*DEPTH - 1:0] dataIn,
    output [BIT_WIDTH*DEPTH - 1:0] dataOut
```

```
);
       'define PACK_ARRAY(PK_WIDTH, PK_DEPTH, PK_SRC, PK_DEST, BLOCK_ID, GEN_VAR)
12
              genvar GEN_VAR; generate for (GEN_VAR=0; GEN_VAR<(PK_DEPTH);</pre>
           GEN_VAR=GEN_VAR+1) begin: BLOCK_ID assign
           PK_DEST[((PK_WIDTH)*GEN_VAR+((PK_WIDTH)-1)):((PK_WIDTH)*GEN_VAR)] =
           PK_SRC[GEN_VAR][((PK_WIDTH)-1):0]; end endgenerate
       'define UNPACK_ARRAY(PK_WIDTH,PK_DEPTH,PK_DEST,PK_SRC, BLOCK_ID,
           GEN_VAR)
                     genvar GEN_VAR; generate for (GEN_VAR=0;
           GEN_VAR < (PK_DEPTH); GEN_VAR = GEN_VAR + 1) begin: BLOCK_ID assign
           PK_DEST[GEN_VAR][((PK_WIDTH)-1):0] =
           PK_SRC[((PK_WIDTH)*GEN_VAR+(PK_WIDTH-1)):((PK_WIDTH)*GEN_VAR)]; end
           endgenerate
14
       integer i,j; //iterators
       wire [BIT_WIDTH - 1:0] tmp [DEPTH - 1:0]; //input as array
       wire [BIT_WIDTH*DEPTH - 1:0] tmpOut; //wire for output, more of this at
           end
       reg [BIT_WIDTH - 1:0] pipe [DELAY-1:0][DEPTH - 1:0]; //data pipeline
       'UNPACK_ARRAY(BIT_WIDTH, DEPTH, tmp, dataIn, U_BLK_0, idx_0)
19
       always @(posedge clk) begin
20
           if(rst == 1'b1) begin
                for(j=0; j<DELAY; j=j+1) begin //For all delay layers</pre>
                    for(i=0; i<DEPTH; i=i+1) begin //For all depth of input array</pre>
                        pipe[j][i] <= {(BIT_WIDTH){1'b0}};</pre>
                    end
                end
26
           end
28
           else begin
30
                // Pipeline delay
                if(en_n == 1,b0) begin
                    for(i=0;i<DEPTH; i=i+1) begin //For all depth of input array
                        pipe[0][i] <= tmp[i];
34
                    end
35
                end
                for(i=0; i<DELAY-1; i=i+1) begin</pre>
                    for(j=0;j<DEPTH; j=j+1) begin //For all depth of input array</pre>
                        pipe[i+1][j] <= pipe[i][j]; //Pipe shifts makes delay</pre>
40
                end
41
           end
42
       end
43
       'PACK_ARRAY(BIT_WIDTH,DEPTH,pipe[(DELAY-1)],tmpOut,U_BLK_1,idx_1)
46
       generate
       if (DELAY > 0)
           assign dataOut = tmpOut;
           assign dataOut = dataIn;
       endgenerate
   endmodule
```

This Verilog code implements a delay module that introduces a configurable number of clock cycles de-

lay to the input data. The delay is achieved by using a pipeline structure with multiple stages. The input data is loaded into the first stage of the pipeline, and in each clock cycle, the data is shifted through the pipeline stages. The delayed data is then available at the output. The module also includes logic for resetting the pipeline and handling the case where the delay is set to zero.

#### 0.5.9 rom

```
// Instruction Memory
// 128 Words Long
// $readmemh will load the given program from the .hex file

module rom(q, a);
output[31:0] q;
input [6:0] a;

reg [31:0] mem [127:0];

initial $readmemh("data.hex", mem, 0, 127);
assign q = mem[a];

endmodule
```

This ROM module acts as a storage unit for instructions, providing them to other components of the digital system when requested using an address.

# 0.5.10 signextender r0

```
module signextender_r0 #(
       parameter IN_WIDTH = 16,
2
       parameter OUT_WIDTH = 32,
       parameter DEPTH = 1,
       parameter DELAY = 0
   ) (
       input [DEPTH*IN_WIDTH - 1:0] dataIn,
       output [DEPTH*OUT_WIDTH - 1:0] dataOut,
       input isSigned,
       // Delay Inputs
       input clk,
       input rst,
       input en_n
14
   );
   'define PACK_ARRAY(PK_WIDTH,PK_DEPTH,PK_SRC,PK_DEST, BLOCK_ID, GEN_VAR)
      genvar GEN_VAR; generate for (GEN_VAR=0; GEN_VAR<(PK_DEPTH);</pre>
      GEN_VAR=GEN_VAR+1) begin: BLOCK_ID assign
      PK_DEST[((PK_WIDTH)*GEN_VAR+((PK_WIDTH)-1)):((PK_WIDTH)*GEN_VAR)] =
      PK_SRC[GEN_VAR][((PK_WIDTH)-1):0]; end endgenerate
   'define UNPACK_ARRAY(PK_WIDTH,PK_DEPTH,PK_DEST,PK_SRC, BLOCK_ID, GEN_VAR)
18
      genvar GEN_VAR; generate for (GEN_VAR=0; GEN_VAR<(PK_DEPTH);</pre>
      GEN_VAR=GEN_VAR+1) begin: BLOCK_ID assign
      PK_DEST[GEN_VAR][((PK_WIDTH)-1):0] =
      PK_SRC[((PK_WIDTH)*GEN_VAR+(PK_WIDTH-1)):((PK_WIDTH)*GEN_VAR)]; end
      endgenerate
19
```

```
wire [IN_WIDTH - 1:0] tmpIn [DEPTH - 1:0];
   reg [OUT_WIDTH - 1:0] extTmp [DEPTH - 1:0]; // temp to hold the vector being
21
       created
   wire [DEPTH*OUT_WIDTH - 1:0] outTmp;
22
23
   integer i;
24
25
     'UNPACK_ARRAY(IN_WIDTH, DEPTH, tmpIn, dataIn, U_BLK_0, idx_0)
26
    'PACK_ARRAY(OUT_WIDTH, DEPTH, extTmp, outTmp, U_BLK_1, idx_1)
27
    delay #(
        .BIT_WIDTH(OUT_WIDTH),
31
        .DEPTH (DEPTH),
       .DELAY (DELAY)
    ) U_IP(
34
       .clk(clk),
35
       .rst(rst),
36
       .en_n(en_n),
37
       .dataIn(outTmp),
38
       .dataOut(dataOut)
39
    );
40
41
    always @(tmpIn, isSigned) begin
42
       for(i=0; i<DEPTH; i=i+1) begin</pre>
43
            if(isSigned == 1'b1) begin
44
                extTmp[i][OUT_WIDTH - 1:IN_WIDTH] <= {(OUT_WIDTH -
45
                    IN_WIDTH) { tmpIn[i][IN_WIDTH - 1] } };
                extTmp[i][IN_WIDTH - 1:0] <= tmpIn[i];</pre>
46
            end else begin
47
                extTmp[i][OUT_WIDTH - 1:IN_WIDTH] <= {(OUT_WIDTH -
                    IN_WIDTH) {1'b0}};
                extTmp[i][IN_WIDTH - 1:0] <= tmpIn[i];</pre>
49
            end
       end
    end
    //assign dataOut = outTmp; // assign the output to the newly created vector
   endmodule
```

This module expands the width of input data while maintaining its signedness, making it suitable for various data processing tasks in digital systems.

# 0.5.11 sub r0

```
module sub_r0 #(
   parameter DATA_WIDTH = 32

)(

input [DATA_WIDTH - 1:0] input1,
   input [DATA_WIDTH - 1:0] input2,
   output [DATA_WIDTH - 1:0] dataOut,
   output C,
   output Z,
   output V,
   output S
);
```

```
reg [DATA_WIDTH:0] tmpSub;
   reg Ctmp, Ztmp, Vtmp, Stmp;
13
14
    always @(input1, input2) begin
       Ctmp = 0;
       Ztmp = 0;
17
       Vtmp = 0;
18
       Stmp = 0;
19
20
       tmpSub = input1 - input2;
21
       Ctmp = tmpSub[DATA_WIDTH];
24
        if(tmpSub[DATA_WIDTH-1:0] == {(DATA_WIDTH){1'b0}}) begin
25
            Ztmp = 1;
26
        end
27
28
       if((input1[DATA_WIDTH - 1] != input2[DATA_WIDTH - 1]) &&
           (tmpSub[DATA_WIDTH - 1] == input2[DATA_WIDTH - 1])) begin
30
       end
31
32
       Stmp = tmpSub[DATA_WIDTH - 1];
33
    end
    assign dataOut = tmpSub[DATA_WIDTH - 1:0];
36
    assign C = Ctmp;
37
    assign Z = Ztmp;
38
    assign V = Vtmp;
39
    assign S = Stmp;
40
41
   endmodule
```

This module subtracts two input values and provides informative status flags, making it useful for arithmetic operations in digital systems.

# 0.6 Synthesis and FPGA Implementation

# 0.7 Conclusion

In conclusion, our MIPS Processor implementation represents a significant achievement in the realm of processor design and showcases the successful integration of key architectural features. By combining a streamlined pipeline architecture, efficient hazard handling techniques, and careful RTL design, we

have created a high-performance MIPS Processor capable of executing instructions with speed and accuracy.

Throughout the development process, we focused on optimizing performance, minimizing hazards, and ensuring the reliability of our design. The pipeline architecture allowed for parallel instruction execution, maximizing throughput and harnessing the full potential of the MIPS instruction set. Our hazard handling techniques, including forwarding and hazard detection, greatly reduced pipeline stalls and improved overall performance.

We thoroughly tested and verified our processor design using rigorous methodologies, including comprehensive testbenches and simulations. This validation process ensured that the processor operates correctly under various scenarios and adheres to the MIPS architecture specifications.

Performance evaluations demonstrated the superiority of our MIPS Processor design compared to reference implementations. The efficient handling of hazards, the streamlined pipeline architecture, and the careful RTL design collectively contributed to significant performance improvements, enabling faster and more efficient execution of instructions.

Looking ahead, there are several avenues for further enhancements and optimizations. Future iterations of our MIPS Processor could explore additional hazard handling techniques, such as branch prediction, to reduce the impact of control hazards further. Additionally, incorporating more advanced features, such as cache memory or out-of-order execution, could lead to even higher performance gains.

Overall, our MIPS Processor presents a robust and efficient solution for computing tasks that require the MIPS instruction set. Whether it is for educational purposes, research endeavors, or practical applications, our processor's design and performance make it a valuable asset in the field of computer architecture.

We are excited to share our MIPS Processor implementation and hope that it inspires further advancements in the domain of processor design and contributes to the broader computing community.

# References

[1] [Online image] Figure 1: MIPS basic pipeline. Available at: https://www.researchgate.net/figure/Figure-2-MIPS-basic-pipeline-25\_fig2\_342107319.