Integration Manual

for S32K3 PWM Driver

Document Number: IM34PWMASR4.4 Rev0000R2.0.0 Rev. 1.0

1 Revision History 2

2 Introduction 3

2.1 Supported Derivatives . . . 3
2.2 Overview . . . 4
2.3 About This Manual . . . 4
2.4 Acronyms and Definitions . . . 5
2.5 Reference List . . . 5

3 Building the driver 6

3.1 Build Options . . . 6
3.1.1 GCC Compiler/Assembler/Linker Options . . . 6
3.1.2 GHS Compiler/Assembler/Linker Options . . . 9
3.1.3 IAR Compiler/Assembler/Linker Options . . . 11
3.2 Files required for compilation . . . 13
3.3 Setting up the plugins . . . 18

4 Function calls to module 20

4.1 Function Calls during Start-up . . . 20
4.2 Function Calls during Shutdown . . . 20
4.3 Function Calls during Wake-up . . . 20

5 Module requirements 21

5.1 Exclusive areas to be defined in BSW scheduler . . . 21
5.2 Exclusive areas not available on this platform . . . 29
5.3 Peripheral Hardware Requirements . . . 29
5.4 ISR to configure within AutosarOS - dependencies . . . 29
5.5 ISR Macro . . . 29
5.5.1 Without an Operating System . . . 29
5.5.2 With an Operating System . . . 29
5.6 Other AUTOSAR modules - dependencies . . . 30
5.7 Data Cache Restrictions . . . 30
5.8 User Mode support . . . 30
5.8.1 User Mode configuration in the module . . . 30
5.8.2 User Mode configuration in AutosarOS . . . 31
5.9 Multicore support . . . 32

6 Main API Requirements 33

6.1 Main function calls within BSW scheduler . . . 33
6.2 API Requirements . . . 33
6.3 Calls to Notification Functions, Callbacks, Callouts . . . 33

7 Memory allocation **34**
7.1 Sections to be defined in Pwm_MemMap.h 34
7.2 Linker command file 35

8 Integration Steps **36**

9 External assumptions for driver **37**

Chapter 1

Revision History

Revision	Date	Author	Description
1.0	31.03.2022	NXP RTD Team	Prepared for release RTD S32K3 2.0.0

Chapter 2

Introduction

- Supported Derivatives
- Overview
- About This Manual
- Acronyms and Definitions
- Reference List

This integration manual describes the integration requirements for PWM Driver for S32K3 microcontrollers.

2.1 Supported Derivatives

The software described in this document is intended to be used with the following microcontroller devices of NXP Semiconductors:

- s32k344_mapbga257
- s32k344_mqfp172
- s32k324_mapbga257
- s32k324_mqfp172
- s32k314_mapbga257
- s32k314_mqfp172
- s32k312_mqfp172
- s32k312_mqfp100
- s32k322_mqfp172
- s32k322_mqfp100
- s32k342_mqfp172
- s32k342_mqfp100
- s32k341_mqfp172
- s32k341_mqfp100

All of the above microcontroller devices are collectively named as S32K3.

2.2 Overview

AUTOSAR (AUTomotive Open System ARchitecture) is an industry partnership working to establish standards for software interfaces and software modules for automobile electronic control systems.

AUTOSAR:

- paves the way for innovative electronic systems that further improve performance, safety and environmental friendliness.
- is a strong global partnership that creates one common standard: "Cooperate on standards, compete on implementation".
- is a key enabling technology to manage the growing electrics/electronics complexity. It aims to be prepared for the upcoming technologies and to improve cost-efficiency without making any compromise with respect to quality.
- facilitates the exchange and update of software and hardware over the service life of the vehicle.

2.3 About This Manual

This Technical Reference employs the following typographical conventions:

- **Boldface** style: Used for important terms, notes and warnings.
- *Italic* style: Used for code snippets in the text. Note that C language modifiers such "const" or "volatile" are sometimes omitted to improve readability of the presented code.

Notes and warnings are shown as below:

Note

This is a note.

Warning

This is a warning

2.4 Acronyms and Definitions

Term	Definition
API	Application Programming Interface
ASM	Assembler
BSMI	Basic Software Make file Interface
CAN	Controller Area Network
C/CPP	C and C++ Source Code
CS	Chip Select
CTU	Cross Trigger Unit
DEM	Diagnostic Event Manager
DET	Development Error Tracer
DMA	Direct Memory Access
ECU	Electronic Control Unit
FIFO	First In First Out
LSB	Least Signifigant Bit
MCU	Micro Controller Unit
MIDE	Multi Integrated Development Environment
MSB	Most Significant Bit
N/A	Not Applicable
RAM	Random Access Memory
SIU	Systems Integration Unit
SWS	Software Specification
VLE	Variable Length Encoding
XML	Extensible Markup Language

2.5 Reference List

#	Title	Version
1	Specification of PWM Driver	AUTOSAR Release 4.4.0
2	Hardware Safety Manual	S32K3xx Safety Manual, Rev. 1, Sep 2021
3	S32K3XX Reference Manual	S32K3xx Reference Manual, Rev. 3, 10/2021
4	S32K3XX Data Sheet	S32K3xx Data Sheet, Rev. 3, 10/2021
5	S32K344 Errata	Mask Set Errata for Mask 0P55A/1P55A, Rev. 30/Sep/2021
6	S32K312 Errata	Mask Set Errata for Mask 0P09C, Rev. 10/Jan/2022
7	S32K342 Errata	Mask Set Errata for Mask 0P97C, Rev. 13/Dec/2021

Chapter 3

Building the driver

- Build Options
- Files required for compilation
- Setting up the plugins

This section describes the source files and various compilers, linker options used for building the driver.
It also explains the EB Tresos Studio plugin setup procedure.

3.1 Build Options

- GCC Compiler/Assembler/Linker Options
- GHS Compiler/Assembler/Linker Options
- IAR Compiler/Assembler/Linker Options

The RTD driver files are compiled using:

- NXP GCC 10.2.0 20200723 (Build 1728 Revision g5963bc8)
- IAR ANSI C/C++ Compiler V8.50.10.290/W32 for ARM Functional Safety
- Green Hills Multi 7.1.6d / Compiler 2021.1.4

The compiler, assembler, and linker flags used for building the driver are explained below.
The TS_T40D34M20I0R0 part of the plugin name is composed as follows:

- T = Target_Id (e.g. T40 identifies Cortex-M architecture)
- D = Derivative_Id (e.g. D34 identifies S32K3 platform)
- M = SW_Version_Major and SW_Version_Minor
- I = SW_Version_Patch
- R = Reserved

3.1.1 GCC Compiler/Assembler/Linker Options

3.1.1.1 GCC Compiler Options

Compiler Option	Description
-mcpu=cortex-m7	Targeted ARM processor for which GCC should tune the performance of the code
-mthumb	Generates code that executes in Thumb state
-mlittle-endian	Generate code for a processor running in little-endian mode
-mfpu=fpv5-sp-d16	Specifies the floating-point hardware available on the target
-mfloat-abi=hard	Specifies the floating-point ABI to use. "hard" allows generation of floating-point instructions and uses FPU-specific calling conventions
-std=c99	Specifies the ISO C99 base standard
-Os	Optimize for size. Enables all -O2 optimizations except those that often increase code size
-ggdb3	Produce debugging information for use by GDB using the most expressive format available, including GDB extensions if at all possible. Level 3 includes extra information, such as all the macro definitions present in the program
-Wall	Enables all the warnings about constructions that some users consider questionable, and that are easy to avoid (or modify to prevent the warning), even in conjunction with macros
-Wextra	This enables some extra warning flags that are not enabled by -Wall
-pedantic	Issue all the warnings demanded by strict ISO C. Reject all programs that use forbidden extensions. Follows the version of the ISO C standard specified by the aforementioend -std option
-Wstrict-prototypes	Warn if a function is declared or defined without specifying the argument types
-Wundef	Warn if an undefined identifier is evaluated in an #if directive. Such identifiers are replaced with zero
-Wunused	Warn whenever a function, variable, label, value, macro is unused
-Werror=implicit-function-declaration	Make the specified warning into an error. This option throws an error when a function is used before being declared
-Wsign-compare	Warn when a comparison between signed and unsigned values could produce an incorrect result when the signed value is converted to unsigned.
-Wdouble-promotion	Give a warning when a value of type float is implicitly promoted to double
-fno-short-enums	Specifies that the size of an enumeration type is at least 32 bits regardless of the size of the enumerator values.
-funsigned-char	Let the type char be unsigned by default, when the declaration does not use either signed or unsigned
-funsigned-bitfields	Let a bit-field be unsigned by default, when the declaration does not use either signed or unsigned
-fomit-frame-pointer	Omit the frame pointer in functions that dont need one. This avoids the instructions to save, set up and restore the frame pointer; on many targets it also makes an extra register available.

Compiler Option	Description
-fno-common	Makes the compiler place uninitialized global variables in the BSS section of the object file. This inhibits the merging of tentative definitions by the linker so you get a multiple-definition error if the same variable is accidentally defined in more than one compilation unit
-fstack-usage	Makes the compiler output stack usage information for the program, on a per-function basis
-fdump-ipa-all	Enables all inter-procedural analysis dumps
-c	Stop after assembly and produce an object file for each source file
-DS32K3XX	Predefine S32K3XX as a macro, with definition 1
-DS32K344	Predefine S32K344 as a macro, with definition 1
-DGCC	Predefine GCC as a macro, with definition 1
-DUSE_SW_VECTOR_MODE	Predefine USE_SW_VECTOR_MODE as a macro, with definition 1. By default, the drivers are compiled to handle interrupts in Software Vector Mode
-DD_CACHE_ENABLE	Predefine D_CACHE_ENABLE as a macro, with definition 1. Enables data cache initalization in source file system.↩ c under the Platform driver
-DI_CACHE_ENABLE	Predefine I_CACHE_ENABLE as a macro, with definition 1. Enables instruction cache initalization in source file system.c under the Platform driver
-DENABLE_FPU	Predefine ENABLE_FPU as a macro, with definition 1. Enables FPU initalization in source file system.c under the Platform driver
-DMCAL_ENABLE_USER_MODE_SUPPORT	Predefine MCAL_ENABLE_USER_MODE_SUPPO↩ RT as a macro, with definition 1. Allows drivers to be configured in user mode.

3.1.1.2 GCC Assembler Options

Assembler Option	Description
-Xassembler-with-cpp	Specifies the language for the following input files (rather than letting the compiler choose a default based on the file name suffix)
-mcpu=cortexm7	Targeted ARM processor for which GCC should tune the performance of the code
-mthumb	Generates code that executes in Thumb state
-c	Stop after assembly and produce an object file for each source file

3.1.1.3 GCC Linker Options

Linker Option	Description
-Wl,-Map,filename	Produces a map file
-T linkerfile	Use linkerfile as the linker script. This script replaces the default linker script (rather than adding to it)
–entry=Reset_Handler	Specifies that the program entry point is Reset_Handler

Linker Option	Description
-nostartfiles	Do not use the standard system startup files when linking
-mcpu=cortexm7	Targeted ARM processor for which GCC should tune the performance of the code
-mthumb	Generates code that executes in Thumb state
-mfpu=fpv5-sp-d16	Specifies the floating-point hardware available on the target
-mfloat-abi=hard	Specifies the floating-point ABI to use. "hard" allows generation of floating-point instructions and uses FPU-specific calling conventions
-mlittle-endian	Generate code for a processor running in little-endian mode
-ggdb3	Produce debugging information for use by GDB using the most expressive format available, including GDB extensions if at all possible. Level 3 includes extra information, such as all the macro definitions present in the program
-lc	Link with the C library
-lm	Link with the Math library
-lgcc	Link with the GCC library

3.1.2 GHS Compiler/Assembler/Linker Options

3.1.2.1 GHS Compiler Options

Compiler Option	Description
-cpu=cortexm7	Selects target processor: Arm Cortex M7
-thumb	Selects generating code that executes in Thumb state
-fpu=vfpv5_d16	Specifies hardware floating-point using the v5 version of the VFP instruction set, with 16 double-precision floating-point registers
-fsingle	Use hardware single-precision, software double-precision FP instructions
-C99	Use (strict ISO) C99 standard (without extensions)
–ghstd=last	Use the most recent version of Green Hills Standard mode (which enables warnings and errors that enforce a stricter coding standard than regular C and C++)
-Osize	Optimize for size
–gnu_asm	Enables GNU extended asm syntax support
-dual_debug	Generate DWARF 2.0 debug information
-G	Generate debug information
-keeptempfiles	Prevents the deletion of temporary files after they are used. If an assembly language file is created by the compiler, this option will place it in the current directory instead of the temporary directory
-Wimplicit-int	Produce warnings if functions are assumed to return int
-Wshadow	Produce warnings if variables are shadowed
-Wtrigraphs	Produce warnings if trigraphs are detected
-Wundef	Produce a warning if undefined identifiers are used in #if preprocessor statements
–unsigned_chars	Let the type char be unsigned, like unsigned char

Compiler Option	Description
–unsigned_fields	Bitfelds declared with an integer type are unsigned
–no_commons	Allocates uninitialized global variables to a section and initializes them to zero at program startup
–no_exceptions	Disables C++ support for exception handling
–no_slash_comment	C++ style // comments are not accepted andgenerate errors
–prototype_errors	Controls the treatment of functions referenced or called when no prototype has been provided
–incorrect_pragma_warnings	Controls the treatment of valid #pragma directives that use the wrong syntax
-c	Stop after assembly and produce an object file for each source file
-DS32K3XX	Predefine S32K3XX as a macro, with definition 1
-DS32K344	Predefine S32K344 as a macro, with definition 1
-DGHS	Predefine GHS as a macro, with definition 1
-DUSE_SW_VECTOR_MODE	Predefine USE_SW_VECTOR_MODE as a macro, with definition 1. By default, the drivers are compiled to handle interrupts in Software Vector Mode
-DD_CACHE_ENABLE	Predefine D_CACHE_ENABLE as a macro, with definition 1. Enables data cache initalization in source file system.↩ c under the Platform driver
-DI_CACHE_ENABLE	Predefine I_CACHE_ENABLE as a macro, with definition 1. Enables instruction cache initalization in source file system.c under the Platform driver
-DENABLE_FPU	Predefine ENABLE_FPU as a macro, with definition 1. Enables FPU initalization in source file system.c under the Platform driver
-DMCAL_ENABLE_USER_MODE_SUPPORT	Predefine MCAL_ENABLE_USER_MODE_SUPPO↩ RT as a macro, with definition 1. Allows drivers to be configured in user mode

3.1.2.2 GHS Assembler Options

Assembler Option	Description
-cpu=cortexm7	Selects target processor: Arm Cortex M7
-preprocess_assembly_files	Controls whether assembly files with standard extensions such as .s and .asm are preprocessed
-list	Creates a listing by using the name and directory of the object file with the .lst extension
-c	Stop after assembly and produce an object file for each source file

3.1.2.3 GHS Linker Options

Linker Option	Description
-e Reset_Handler	Make the symbol Reset_Handler be treated as a root symbol and the start label of the application

Linker Option	Description
-T linker_script_file.ld	Use linker_script_file.ld as the linker script. This script replaces the default linker script (rather than adding to it)
-map	Produce a map file
-keepmap	Controls the retention of the map file in the event of a link error
-Mn	Generates a listing of symbols sorted alphabetically/numerically by address
-delete	Instructs the linker to remove functions that are not referenced in the final executable. The linker iterates to find functions that do not have relocations pointing to them and eliminates them
-ignore_debug_references	Ignores relocations from DWARF debug sections when using -delete. DWA↩ RF debug information will contain references to deleted functions that may break some third-party debuggers
-Llibrary_path	Points to library_path (the libraries location) for thumb2 to be used for linking
-larch	Link architecture specific library
-lstartup	Link run-time environment startup routines. The source code for themodules in this library is provided in the src/libstartup directory
-lind_sd	Link language-independent library, containing support routines for features such as software floating point, run-time error checking, C99 complex numbers, and some general purpose routines of the ANSI C library
-v	Prints verbose information about the activities of the linker, including the libraries it searches to resolve undefined symbols
-keep=C40_Ip_AccessCode	Avoid linker remove function C40_Ip_AccessCode from Fls module because it is not referenced explicitly
-nostartfiles	Controls the start files to be linked into the executable

3.1.3 IAR Compiler/Assembler/Linker Options

3.1.3.1 IAR Compiler Options

Compiler Option	Description
–cpu=Cortex-M7	Targeted ARM processor for which IAR should tune the performance of the code
–cpu_mode=thumb	Generates code that executes in Thumb state
–endian=little	Generate code for a processor running in little-endian mode
–fpu=FPv5-SP	Use this option to generate code that performs floating-point operations using a Floating Point Unit (FPU). Single-precision variant.
-e	Enables all IAR C language extensions
-Ohz	Optimize for size. the compiler will emit AEABI attributes indicating the requested optimization goal. This information can be used by the linker to select smaller or faster variants of DLIB library functions
–debug	Makes the compiler include debugging information in the object modules. Including debug information will make the object files larger

Compiler Option	Description
–no_clustering	Disables static clustering optimizations. Static and global variables defined within the same module will not be arranged so that variables that are accessed in the same function are close to each other
–no_mem_idioms	Makes the compiler not optimize certain memory access patterns
–do_explicit_zero_opt_in_named_sections	Disable the exception for variables in user-named sections, and thus treat explicit initializations to zero as zero initializations, not copy initializations
–require_prototypes	Force the compiler to verify that all functions have proper prototypes. Generates an error otherwise
–no_wrap_diagnostics	Does not wrap long lines in diagnostic messages
–diag_suppress=Pa050	Suppresses diagnostic message Pa050
-DS32K3XX	Predefine S32K3XX as a macro, with definition 1
-DS32K344	Predefine S32K344 as a macro, with definition 1
-DIAR	Predefine IAR as a macro, with definition 1
-DUSE_SW_VECTOR_MODE	Predefine USE_SW_VECTOR_MODE as a macro, with definition 1. By default, the drivers are compiled to handle interrupts in Software Vector Mode.
-DD_CACHE_ENABLE	Predefine D_CACHE_ENABLE as a macro, with definition 1. Enables data cache initalization in source file system.↩ c under the Platform driver
-DI_CACHE_ENABLE	Predefine I_CACHE_ENABLE as a macro, with definition 1. Enables instruction cache initalization in source file system.c under the Platform driver
-DENABLE_FPU	Predefine ENABLE_FPU as a macro, with definition 1. Enables FPU initalization in source file system.c under the Platform driver
-DMCAL_ENABLE_USER_MODE_SUPPORT	Predefine MCAL_ENABLE_USER_MODE_SUPPO↩ RT as a macro, with definition 1. Allows drivers to be configured in user mode.

3.1.3.2 IAR Assembler Options

Assembler Option	Description
–cpu Cortex-M7	Targeted ARM processor for which IAR should generate the instruction set
–cpu_mode thumb	Selects the thumb mode for the assembler directive CODE
-g	Disables the automatic search for system include files
-r	Generates debug information

3.1.3.3 IAR Linker Options

Linker Option	Description
–map filename	Produces a map file
–config linkerfile	Use linkerfile as the linker script. This script replaces the default linker script (rather than adding to it)

Linker Option	Description
–cpu=Cortex-M7	Selects the ARM processor variant to link the application for
–fpu=FPv5-SP	Use this option to generate code that performs floating-point operations using a Floating Point Unit (FPU). Single-precision variant.
–entry _start	Treats _start as a root symbol and start label
–enable_stack_usage	Enables stack usage analysis. If a linker map file is produced, a stack usage chapter is included in the map file
–skip_dynamic_initialization	Dynamic initialization (typically initialization of C++ objects with static storage duration) will not be performed automatically during application startup
–no_wrap_diagnostics	Does not wrap long lines in diagnostic messages

3.2 Files required for compilation

This section describes the include files required to compile, assemble (if assembler code) and link the PWM driver for S32K3 microcontrollers. To avoid integration of incompatible files, all the include files from other modules shall have the same AR_MAJOR_VERSION and AR_MINOR_VERSION, i.e. only files with the same AUTOSAR major and minor versions can be compiled.

Pwm Files

- ..\Pwm_TS_T40D34M20I0R0\src\Pwm.c
- ..\Pwm_TS_T40D34M20I0R0\src\Pwm_Ipw.c
- ..\Pwm_TS_T40D34M20I0R0\src\Emios_Pwm_Ip.c
- ..\Pwm_TS_T40D34M20I0R0\src\Emios_Pwm_Ip_Irq.c
- ..\Pwm_TS_T40D34M20I0R0\src\Flexio_Pwm_Ip.c
- ..\Pwm_TS_T40D34M20I0R0\src\Flexio_Pwm_Ip_Irq.c
- ..\Pwm_TS_T40D34M20I0R0\include\Pwm.h
- ..\Pwm_TS_T40D34M20I0R0\include\Pwm_EnvCfg.h
- ..\Pwm_TS_T40D34M20I0R0\include\Pwm_Ipw.h
- ..\Pwm_TS_T40D34M20I0R0\include\Pwm_Ipw_Types.h
- ..\Pwm_TS_T40D34M20I0R0\include\Emios_Pwm_Ip.h
- ..\Pwm_TS_T40D34M20I0R0\include\Emios_Pwm_Ip_Irq.h
- ..\Pwm_TS_T40D34M20I0R0\include\Emios_Pwm_Ip_Types.h
- ..\Pwm_TS_T40D34M20I0R0\include\Emios_Pwm_Ip_HwAccess.h
- ..\Pwm_TS_T40D34M20I0R0\include\Flexio_Pwm_Ip.h
- ..\Pwm_TS_T40D34M20I0R0\include\Flexio_Pwm_Ip_Irq.h
- ..\Pwm_TS_T40D34M20I0R0\include\Flexio_Pwm_Ip_Types.h
- ..\Pwm_TS_T40D34M20I0R0\include\Flexio_Pwm_Ip_HwAccess.h

Pwm Generated Files

- Pwm_Cfg.h - For driver compilation, this file should be generated by the user using a configuration tool.
- Pwm_PBcfg.c - For driver compilation, this file should be generated by the user using a configuration tool.
- Pwm_PBcfg.h - For driver compilation, this file should be generated by the user using a configuration tool.
- Pwm_Ipw_Cfg.h - For driver compilation, this file should be generated by the user using a configuration tool.
- Emios_Pwm_Ip_Cfg.h - For driver compilation, this file should be generated by the user using a configuration tool.
- Emios_Pwm_Ip_CfgDefines.h - For driver compilation, this file should be generated by the user using a configuration tool.
- Emios_Pwm_Ip_PBcfg.c - For driver compilation, this file should be generated by the user using a configuration tool.
- Emios_Pwm_Ip_PBcfg.h - For driver compilation, this file should be generated by the user using a configuration tool.
- Flexio_Pwm_Ip_Cfg.h - For driver compilation, this file should be generated by the user using a configuration tool.
- Flexio_Pwm_Ip_CfgDefines.h - For driver compilation, this file should be generated by the user using a configuration tool.
- Flexio_Pwm_Ip_PBcfg.c - For driver compilation, this file should be generated by the user using a configuration tool.
- Flexio_Pwm_Ip_PBcfg.h - For driver compilation, this file should be generated by the user using a configuration tool.

Files from Base common folder

- ..\Base_TS_T40D34M20I0R0\include\Compiler.h
- ..\Base_TS_T40D34M20I0R0\include\Compiler_Cfg.h
- ..\Base_TS_T40D34M20I0R0\include\ComStack_Types.h
- ..\Base_TS_T40D34M20I0R0\include\MemMap.h
- ..\Base_TS_T40D34M20I0R0\include\Mcal.h
- ..\Base_TS_T40D34M20I0R0\include\Platform_Types.h
- ..\Base_TS_T40D34M20I0R0\include\Std_Types.h
- ..\Base_TS_T40D34M20I0R0\include\Reg_eSys.h
- ..\Base_TS_T40D34M20I0R0\include\Soc_Ips.h
- ..\Base_TS_T40D34M20I0R0\include\SilRegMacros.h

Files from Rte folder:

- ..\Rte_TS_T40D34M20I0R0\include\SchM_Pwm.h

Files from Mcl folder:

- ..\Mcl_TS_T40D34M20I0R0\include\Cache_Ip.h
- ..\Mcl_TS_T40D34M20I0R0\include\Cache_Ip_Devassert.h
- ..\Mcl_TS_T40D34M20I0R0\include\Cache_Ip_Devices.h
- ..\Mcl_TS_T40D34M20I0R0\include\Cache_Ip_Types.h
- ..\Mcl_TS_T40D34M20I0R0\include\CDD_Mcl.h
- ..\Mcl_TS_T40D34M20I0R0\include\CDD_Mcl_Ipw.h
- ..\Mcl_TS_T40D34M20I0R0\include\CDD_Mcl_Irq.h
- ..\Mcl_TS_T40D34M20I0R0\include\Dma_Ip.h
- ..\Mcl_TS_T40D34M20I0R0\include\Dma_Ip_Devassert.h
- ..\Mcl_TS_T40D34M20I0R0\include\Dma_Ip_Devices.h
- ..\Mcl_TS_T40D34M20I0R0\include\Dma_Ip_Features.h
- ..\Mcl_TS_T40D34M20I0R0\include\Dma_Ip_Hwv3_Regs.h
- ..\Mcl_TS_T40D34M20I0R0\include\Dma_Ip_Irq.h
- ..\Mcl_TS_T40D34M20I0R0\include\Dma_Ip_Multicore.h
- ..\Mcl_TS_T40D34M20I0R0\include\Dma_Ip_Types.h
- ..\Mcl_TS_T40D34M20I0R0\include\Emios_Mcl_Ip.h
- ..\Mcl_TS_T40D34M20I0R0\include\Emios_Mcl_Ip_Irq.h
- ..\Mcl_TS_T40D34M20I0R0\include\Emios_Mcl_Ip_Types.h
- ..\Mcl_TS_T40D34M20I0R0\include\Flexio_Mcl_Ip.h
- ..\Mcl_TS_T40D34M20I0R0\include\Flexio_Mcl_Ip_HwAccess.h
- ..\Mcl_TS_T40D34M20I0R0\include\Flexio_Mcl_Ip_Types.h
- ..\Mcl_TS_T40D34M20I0R0\include\Lcu_Ip.h
- ..\Mcl_TS_T40D34M20I0R0\include\Lcu_Ip_Devassert.h
- ..\Mcl_TS_T40D34M20I0R0\include\Lcu_Ip_Features.h
- ..\Mcl_TS_T40D34M20I0R0\include\Lcu_Ip_Hw_Access.h
- ..\Mcl_TS_T40D34M20I0R0\include\Lcu_Ip_Irq.h
- ..\Mcl_TS_T40D34M20I0R0\include\Lcu_Ip_Multicore.h
- ..\Mcl_TS_T40D34M20I0R0\include\Lcu_Ip_Regs.h
- ..\Mcl_TS_T40D34M20I0R0\include\Lcu_Ip_Types.h
- ..\Mcl_TS_T40D34M20I0R0\include\Mcl.h

- ..\Mcl_TS_T40D34M20I0R0\include\Mcl_Types.h
- ..\Mcl_TS_T40D34M20I0R0\include\Trgmux_Ip.h
- ..\Mcl_TS_T40D34M20I0R0\include\Trgmux_Ip_Devassert.h
- ..\Mcl_TS_T40D34M20I0R0\include\Trgmux_Ip_Devices.h
- ..\Mcl_TS_T40D34M20I0R0\include\Trgmux_Ip_Types.h
- ..\Mcl_TS_T40D34M20I0R0\src\Cache_Ip.c
- ..\Mcl_TS_T40D34M20I0R0\src\Cache_Ip_HwAcc_ArmCoreMx.h
- ..\Mcl_TS_T40D34M20I0R0\src\CDD_Mcl.c
- ..\Mcl_TS_T40D34M20I0R0\src\CDD_Mcl_Ipw.c
- ..\Mcl_TS_T40D34M20I0R0\src\Dma_Ip.c
- ..\Mcl_TS_T40D34M20I0R0\src\Dma_Ip_Driver_State.c
- ..\Mcl_TS_T40D34M20I0R0\src\Dma_Ip_Driver_State.h
- ..\Mcl_TS_T40D34M20I0R0\src\Dma_Ip_Hw_Access.c
- ..\Mcl_TS_T40D34M20I0R0\src\Dma_Ip_Hw_Access.h
- ..\Mcl_TS_T40D34M20I0R0\src\Dma_Ip_Hw_AccessInline.h
- ..\Mcl_TS_T40D34M20I0R0\src\Dma_Ip_Irq.c
- ..\Mcl_TS_T40D34M20I0R0\src\Dma_Ip_Multicore.c
- ..\Mcl_TS_T40D34M20I0R0\src\Emios_Mcl_Ip.c
- ..\Mcl_TS_T40D34M20I0R0\src\Emios_Mcl_Ip_Irq.c
- ..\Mcl_TS_T40D34M20I0R0\src\Flexio_Mcl_Ip.c
- ..\Mcl_TS_T40D34M20I0R0\src\Flexio_Mcl_Ip_HwAccess.c
- ..\Mcl_TS_T40D34M20I0R0\src\Flexio_Mcl_Ip_Irq.c
- ..\Mcl_TS_T40D34M20I0R0\src\Lcu_Ip.c
- ..\Mcl_TS_T40D34M20I0R0\src\Lcu_Ip_Hw_Access.c
- ..\Mcl_TS_T40D34M20I0R0\src\Lcu_Ip_Irq.c
- ..\Mcl_TS_T40D34M20I0R0\src\Lcu_Ip_Multicore.c
- ..\Mcl_TS_T40D34M20I0R0\src\Trgmux_Ip.c
- ..\Mcl_TS_T40D34M20I0R0\src\Trgmux_Ip_HwAcc.h

Mcl Generated Files

- Cache_Ip_Cfg_Defines.h (For PC Variant) - For driver compilation, this file should be generated by the user using a configuration tool
- Cache_Ip_Cfg_DeviceRegisters.h (For PC Variant) - For driver compilation, this file should be generated by the user using a configuration tool

- CDD_Mcl_Cfg.h (For PC Variant) - For driver compilation, this file should be generated by the user using a configuration tool
- CDD_Mcl_Cfg_Defines.h (For PC Variant) - For driver compilation, this file should be generated by the user using a configuration tool
- Dma_Ip_Cfg.h (For PC Variant) - For driver compilation, this file should be generated by the user using a configuration tool
- Dma_Ip_Cfg_Defines.h (For PC Variant) - For driver compilation, this file should be generated by the user using a configuration tool
- Dma_Ip_Cfg_DeviceRegisters.h (For PC Variant) - For driver compilation, this file should be generated by the user using a configuration tool
- Emios_Mcl_Ip_Cfg.h (For PC Variant) - For driver compilation, this file should be generated by the user using a configuration tool
- Emios_Mcl_Ip_Cfg_Defines.h (For PC Variant) - For driver compilation, this file should be generated by the user using a configuration tool
- Emios_Mcl_Ip_Cfg_DeviceRegisters.h (For PC Variant) - For driver compilation, this file should be generated by the user using a configuration tool
- Flexio_Mcl_Ip_Cfg.h (For PC Variant) - For driver compilation, this file should be generated by the user using a configuration tool
- Flexio_Mcl_Ip_CfgDefines.h (For PC Variant) - For driver compilation, this file should be generated by the user using a configuration tool
- Flexio_Mcl_Ip_Definitions.h (For PC Variant) - For driver compilation, this file should be generated by the user using a configuration tool
- Lcu_Ip_Cfg.h (For PC Variant) - For driver compilation, this file should be generated by the user using a configuration tool
- Lcu_Ip_Cfg_Defines.h (For PC Variant) - For driver compilation, this file should be generated by the user using a configuration tool
- Trgmux_Ip_Cfg.h (For PC Variant) - For driver compilation, this file should be generated by the user using a configuration tool
- Trgmux_Ip_Cfg_Defines.h (For PC Variant) - For driver compilation, this file should be generated by the user using a configuration tool
- Trgmux_Ip_Cfg_DeviceRegisters.h (For PC Variant) - For driver compilation, this file should be generated by the user using a configuration tool
- CDD_Mcl_Cfg.c (For PC Variant) - For driver compilation, this file should be generated by the user using a configuration tool
- Dma_Ip_Cfg.c (For PC Variant) - For driver compilation, this file should be generated by the user using a configuration tool
- Lcu_Ip_Cfg.c (For PC Variant) - For driver compilation, this file should be generated by the user using a configuration tool
- Trgmux_Ip_Cfg.c (For PC Variant) - For driver compilation, this file should be generated by the user using a configuration tool
- CDD_Mcl_PBcfg.h (For PB Variant) - For driver compilation, this file should be generated by the user using a configuration tool

- Dma_Ip_PBcfg.h (For PB Variant) - For driver compilation, this file should be generated by the user using a configuration tool
- Emios_Mcl_Ip_PBcfg.h (For PB Variant) - For driver compilation, this file should be generated by the user using a configuration tool
- Flexio_Mcl_Ip_PBcfg.h (For PB Variant) - For driver compilation, this file should be generated by the user using a configuration tool
- Lcu_Ip_PBcfg.h (For PB Variant) - For driver compilation, this file should be generated by the user using a configuration tool.
- Trgmux_Ip_PBcfg.h (For PB Variant) - For driver compilation, this file should be generated by the user using a configuration tool.
- CDD_Mcl_PBcfg.c (For PB Variant) - For driver compilation, this file should be generated by the user using a configuration tool.
- Dma_Ip_PBcfg.c (For PB Variant) - For driver compilation, this file should be generated by the user using a configuration tool.
- Emios_Mcl_Ip_PBcfg.c (For PB Variant) - For driver compilation, this file should be generated by the user using a configuration tool.
- Flexio_Mcl_Ip_PBcfg.c (For PB Variant) - For driver compilation, this file should be generated by the user using a configuration tool.
- Lcu_Ip_PBcfg.c (For PB Variant) - For driver compilation, this file should be generated by the user using a configuration tool.
- Trgmux_Ip_PBcfg.c (For PB Variant) - For driver compilation, this file should be generated by the user using a configuration tool.

Files from Det folder:

- ..\Det_TS_T40D34M20I0R0\include\Det.h

3.3 Setting up the plugins

The Pwm driver was designed to be configured by using the EB Tresos Studio (version EB Tresos Studio 28.0.0 or later).

All the AUTOSAR RTD drivers for S32K3 were designed to be configured using Tresos Studio configuration and code generation tool from EB tresos Studio 28.0.0.

Location of various files inside the plugin folder is explained below.

- VSMD (Vendor Specific Module Definition) file in EB tresos Studio XDM format:
  - ..\Pwm_TS_T40D34M20I0R0\config\Pwm.xdm
  - ..\Mcu_TS_T40D34M20I0R0\config\Mcu.xdm
  - ..\Mcl_TS_T40D34M20I0R0\config\Mcl.xdm
  - ..\Resource_TS_T40D34M20I0R0\config\Resource.xdm

- VSMD (Vendor Specific Module Definition) file(s) in AUTOSAR compliant EPD format:
  - ..\Pwm_TS_T40D34M20I0R0\autosar\Pwm_<subderivative_name>.epd
  - ..\Mcu_TS_T40D34M20I0R0\autosar\Mcu.epd
  - ..\Mcl_TS_T40D34M20I0R0\autosar\Mcl.epd
  - ..\Resource_TS_T40D34M20I0R0\autosar\Resource_<subderivative_name>.epd

- Code Generation Templates for variant aware parameters:
  - ..\Pwm_TS_T40D34M20I0R0\output\src\Pwm_PBCfg.c
  - ..\Pwm_TS_T40D34M20I0R0\output\include\Pwm_Cfg.h
  - ..\Mcu_TS_T40D34M20I0R0\output\include\Mcu_Cfg.h
  - ..\Mcl_TS_T40D34M20I0R0\output\include\Mcl_Cfg.h

Steps to generate the configuration:

1. Copy the module folders Pwm_TS_T40D34M20I0R0 , Dem_TS_T40D34M20I0R0 , Base_TS_T40D34M20I0R0 , Resource_TS_T40D34M20I0R0 , Mcu_TS_T40D34M20I0R0 , Mcl_TS_T40D34M20I0R0, EcuC_TS_T40D34M20I0R0 into the Tresos plugins folder.
2. Set the desired Tresos Output location folder for the generated sources and header files.
3. Use the EB Tresos Studio GUI to modify ECU configuration parameters values.
4. Generate the configuration files.

Dependencies

- **RESOURCE** : Resource module is used to select microcontroller's derivatives .
- **MCU** : The MCU driver provides services for basic microcontroller initialization, power down functionality, reset and microcontroller specific functions required by other RTD software modules. The clocks need to be initialized prior to using the MDL driver.
- **MCL** : The MCL module is required for support for PWM
- **RTE** : The RTE module is required for critical sections
- **DET** : The DET module is used for enabling Development error detection. The API function used is Det_ReportError(). The activation / deactivation of Development error detection is configurable using the 'MdlDevErrorDetect' configuration parameter

Chapter 4

Function calls to module

- Function Calls during Start-up
- Function Calls during Shutdown
- Function Calls during Wake-up

4.1 Function Calls during Start-up

This driver does not need OS Support except for ISRs. Hence can be initialized either in STARTUP1 or START↩ UP2 phase of EcuM initialization. This depends on the implementation, desired duration for STARTUP1 & Target hardware design. The API to be called is Pwm_Init(ConfigPtr).

For proper driver usage, prior MCL, MCU and PORT modules initialization should be done.

4.2 Function Calls during Shutdown

During shutdown phase, Pwm_DeInit() function can be called. Calling this function depends on the initialization-deinitialization strategy deployed by user.

4.3 Function Calls during Wake-up

During Wake-up phase, Pwm_Init() function may be called but only if during a previous phase Pwm_DeInit() was called. Calling this function depends on the initialization-deinitialization strategy deployed by user.

Chapter 5

Module requirements

- Exclusive areas to be defined in BSW scheduler
- Exclusive areas not available on this platform
- Peripheral Hardware Requirements
- ISR to configure within AutosarOS - dependencies
- ISR Macro
- Other AUTOSAR modules - dependencies
- Data Cache Restrictions
- User Mode support
- Multicore support

5.1 Exclusive areas to be defined in BSW scheduler

In the current implementation, PWM is using the services of Schedule Manager (SchM) for entering and exiting the exclusive areas. The following critical regions are used in the PWM driver:

Exclusive Areas are used in High level driver layer (HLD)

PWM_EXCLUSIVE_AREA_14 is used in function Pwm_SetChannelOutput to protect the updates for:

- EMIOS_CCR_ADDR32 register

PWM_EXCLUSIVE_AREA_15 is used in function Pwm_SetChannelOutput to protect the updates for:

- EMIOS_CCR_ADDR32 register

PWM_EXCLUSIVE_AREA_16 is used in function Pwm_SetPeriodAndDuty to protect the updates for:

- EMIOS_CBDR_ADDR32 register

PWM_EXCLUSIVE_AREA_16 is used in function Pwm_SetPeriodAndDuty_NoUpdate to protect the updates for:

- EMIOS_CBDR_ADDR32 register

PWM_EXCLUSIVE_AREA_17 is used in function Pwm_SetDutyCycle to protect the updates for:

- EMIOS_CCR_ADDR32 register
- EMIOS_CSR_ADDR32 register
- EMIOS_CADR_ADDR32 register
- EMIOS_CBDR_ADDR32 register

PWM_EXCLUSIVE_AREA_17 is used in function Pwm_SetPeriodAndDuty to protect the updates for:

- EMIOS_CCR_ADDR32 register
- EMIOS_CSR_ADDR32 register
- EMIOS_CADR_ADDR32 register
- EMIOS_CBDR_ADDR32 register

PWM_EXCLUSIVE_AREA_17 is used in function Pwm_SetDutyPhaseShift to protect the updates for:

- EMIOS_CCR_ADDR32 register
- EMIOS_CSR_ADDR32 register
- EMIOS_CADR_ADDR32 register
- EMIOS_CBDR_ADDR32 register

PWM_EXCLUSIVE_AREA_17 is used in function Pwm_SetDutyCycle_NoUpdate to protect the updates for:

- EMIOS_CCR_ADDR32 register
- EMIOS_CSR_ADDR32 register
- EMIOS_CADR_ADDR32 register
- EMIOS_CBDR_ADDR32 register

PWM_EXCLUSIVE_AREA_17 is used in function Pwm_SetPeriodAndDuty_NoUpdate to protect the updates for:

- EMIOS_CCR_ADDR32 register
- EMIOS_CSR_ADDR32 register
- EMIOS_CADR_ADDR32 register
- EMIOS_CBDR_ADDR32 register

PWM_EXCLUSIVE_AREA_18 is used in function Pwm_SetDutyPhaseShift to protect the updates for:

- EMIOS_CADR_ADDR32 register
- EMIOS_CBDR_ADDR32 register

PWM_EXCLUSIVE_AREA_19 is used in function Pwm_SetChannelDeadTime to protect the updates for:

- EMIOS_CBDR_ADDR32 register

PWM_EXCLUSIVE_AREA_20 is used in function Pwm_SetTriggerDelay to protect the updates for:

- EMIOS_ALTA_ADDR32 register

PWM_EXCLUSIVE_AREA_23 is used in function Pwm_EnableNotification to protect the updates for:

- EMIOS_CCR_ADDR32 register
- EMIOS_CSR_ADDR32 register

PWM_EXCLUSIVE_AREA_23 is used in function Pwm_DisableNotification to protect the updates for:

- EMIOS_CCR_ADDR32 register
- EMIOS_CSR_ADDR32 register

PWM_EXCLUSIVE_AREA_24 is used in function Pwm_SetOutputToIdle to protect the updates for:

- EMIOS_CCR_ADDR32 register
- EMIOS_CSR_ADDR32 register

PWM_EXCLUSIVE_AREA_25 is used in function Pwm_SetDutyCycle to protect the updates for:

- EMIOS_CCR_ADDR32 register

PWM_EXCLUSIVE_AREA_25 is used in function Pwm_SetPeriodAndDuty to protect the updates for:

- EMIOS_CCR_ADDR32 register

PWM_EXCLUSIVE_AREA_25 is used in function Pwm_SetDutyCycle_NoUpdate to protect the updates for:

- EMIOS_CCR_ADDR32 register

PWM_EXCLUSIVE_AREA_25 is used in function Pwm_SetPeriodAndDuty_NoUpdate to protect the updates for:

- EMIOS_CCR_ADDR32 register

PWM_EXCLUSIVE_AREA_26 is used in function Pwm_SetPowerState to protect the updates for:

- EMIOS_CCR_ADDR32 register

PWM_EXCLUSIVE_AREA_27 is used in function Pwm_SetCounterBus to protect the updates for:

- EMIOS_CCR_ADDR32 register

PWM_EXCLUSIVE_AREA_28 is used in function Pwm_SetClockMode to protect the updates for:

- EMIOS_CCR_ADDR32 register
- EMIOS_C2CR_ADDR32 register.

PWM_EXCLUSIVE_AREA_29 is used in function Pwm_SetDutyPhaseShift to protect the updates for:

- EMIOS_OUDR_ADDR32 register.

PWM_EXCLUSIVE_AREA_30 is used in function Pwm_SetDutyPhaseShift to protect the updates for:

- EMIOS_OUDR_ADDR32 register

PWM_EXCLUSIVE_AREA_30 is used in function Pwm_SetDutyCycle_NoUpdate to protect the updates for:

- EMIOS_OUDR_ADDR32 register

PWM_EXCLUSIVE_AREA_30 is used in function Pwm_SetPeriodAndDuty_NoUpdate to protect the updates for:

- EMIOS_OUDR_ADDR32 register

PWM_EXCLUSIVE_AREA_31 is used in function Pwm_SetClockMode to protect the updates for:

- FLEXIO_TIMCFG_ADDR32 register

PWM_EXCLUSIVE_AREA_32 is used in function Pwm_SetOutputToIdle to protect the updates for:

- FLEXIO_TIMCTL_ADDR32 register
- FLEXIO_PINOUTE_ADDR32 register

PWM_EXCLUSIVE_AREA_33 is used in function Pwm_SetPeriodAndDuty to protect the updates for:

- FLEXIO_TIMCTL_ADDR32 register
- FLEXIO_PINOUTE_ADDR32 register

PWM_EXCLUSIVE_AREA_33 is used in function Pwm_SetDutyCycle to protect the updates for:

- FLEXIO_TIMCTL_ADDR32 register
- FLEXIO_PINOUTE_ADDR32 register

PWM_EXCLUSIVE_AREA_34 is used in function Pwm_EnableNotification to protect the updates for:

- FLEXIO_PINREN_ADDR32 register
- FLEXIO_PINIEN_ADDR32 register

PWM_EXCLUSIVE_AREA_34 is used in function Pwm_DisableNotification to protect the updates for:

- FLEXIO_PINREN_ADDR32 register
- FLEXIO_PINIEN_ADDR32 register

Exclusive Areas are implemented in Low level driver layer (IPL)

PWM_EXCLUSIVE_AREA_14 is used in function Emios_Pwm_Ip_ForceMatchLeadingEdge to protect the updates for:

- EMIOS_CCR_ADDR32 register

PWM_EXCLUSIVE_AREA_15 is used in function Emios_Pwm_Ip_ForceMatchTrailingEdge to protect the updates for:

- EMIOS_CCR_ADDR32 register

PWM_EXCLUSIVE_AREA_16 is used in function Emios_Pwm_Ip_SetPeriod to protect the updates for:

- EMIOS_CBDR_ADDR32 register

PWM_EXCLUSIVE_AREA_17 is used in function Emios_Pwm_Ip_SetDutyCycle to protect the updates for:

- EMIOS_CCR_ADDR32 register
- EMIOS_CSR_ADDR32 register
- EMIOS_CADR_ADDR32 register
- EMIOS_CBDR_ADDR32 register

PWM_EXCLUSIVE_AREA_18 is used in function Emios_Pwm_Ip_SetPhaseShift to protect the updates for:

- EMIOS_CADR_ADDR32 register
- EMIOS_CBDR_ADDR32 register

PWM_EXCLUSIVE_AREA_19 is used in function Emios_Pwm_Ip_SetDeadTime to protect the updates for:

- EMIOS_CBDR_ADDR32 register

PWM_EXCLUSIVE_AREA_20 is used in function Emios_Pwm_Ip_SetTriggerPlacement to protect the updates for:

- EMIOS_ALTA_ADDR32 register

PWM_EXCLUSIVE_AREA_21 is used in function Emios_Pwm_Ip_ChannelEnterDebugMode to protect the updates for:

- EMIOS_CCR_ADDR32 register

PWM_EXCLUSIVE_AREA_22 is used in function Emios_Pwm_Ip_ChannelStopDebugMode to protect the updates for:

- EMIOS_CCR_ADDR32 register

PWM_EXCLUSIVE_AREA_23 is used in function Emios_Pwm_Ip_ChannelStopDebugMode to protect the updates for:

- EMIOS_CCR_ADDR32 register
- EMIOS_CSR_ADDR32 register

PWM_EXCLUSIVE_AREA_31 is used in function Flexio_Pwm_Ip_UpdateClockPrescaler to protect the updates for:

- FLEXIO_TIMCFG_ADDR32 register

PWM_EXCLUSIVE_AREA_32 is used in function Flexio_Pwm_Ip_ForceOuputLevel to protect the updates for:

- FLEXIO_TIMCTL_ADDR32 register
- FLEXIO_PINOUTE_ADDR32 register

PWM_EXCLUSIVE_AREA_32 is used in function Flexio_Pwm_Ip_InitChannel to protect the updates for:

- FLEXIO_TIMCTL_ADDR32 register
- FLEXIO_PINOUTE_ADDR32 register

PWM_EXCLUSIVE_AREA_33 is used in function Flexio_Pwm_Ip_UpdatePeriodDuty to protect the updates for:

- FLEXIO_TIMCTL_ADDR32 register
- FLEXIO_PINOUTE_ADDR32 register

PWM_EXCLUSIVE_AREA_34 is used in function Flexio_Pwm_Ip_UpdateInterruptMode to protect the updates for:

- FLEXIO_PINREN_ADDR32 register
- FLEXIO_PINIEN_ADDR32 register

The critical regions from interrupts are grouped in “Interrupt Service Routines Critical Regions (composed diagram)”. If an exclusive area is “exclusive” with the composed “Interrupt Service Routines Critical Regions (composed diagram)” group, it means that it is exclusive with each one of the ISR critical regions.

Exclusive Area Matrix																			
Exclusive Area ID			PWM_EXCLUSIVE_AREA_14	PWM_EXCLUSIVE_AREA_15	PWM_EXCLUSIVE_AREA_16	PWM_EXCLUSIVE_AREA_17	PWM_EXCLUSIVE_AREA_18	PWM_EXCLUSIVE_AREA_19	PWM_EXCLUSIVE_AREA_20	PWM_EXCLUSIVE_AREA_21	PWM_EXCLUSIVE_AREA_22	PWM_EXCLUSIVE_AREA_23	PWM_EXCLUSIVE_AREA_24	PWM_EXCLUSIVE_AREA_25	PWM_EXCLUSIVE_AREA_26	PWM_EXCLUSIVE_AREA_27	PWM_EXCLUSIVE_AREA_28	PWM_EXCLUSIVE_AREA_29	PWM_EXCLUSIVE_AREA_30
PWM_EXCLUSIVE_AREA_14			X	X		X				X	X	X	X	X	X	X	X		
PWM_EXCLUSIVE_AREA_15			X	X		X				X	X	X	X	X	X	X	X		
PWM_EXCLUSIVE_AREA_16					X	X													
PWM_EXCLUSIVE_AREA_17			X	X	X	X	X	X		X	X	X	X	X	X	X	X		
PWM_EXCLUSIVE_AREA_18						X	X												
PWM_EXCLUSIVE_AREA_19						X		X											
PWM_EXCLUSIVE_AREA_20																			
PWM_EXCLUSIVE_AREA_21			X	X		X				X	X	X	X	X	X	X	X		
PWM_EXCLUSIVE_AREA_22			X	X		X				X	X	X	X	X	X	X	X		
PWM_EXCLUSIVE_AREA_23			X	X		X				X	X	X	X	X	X	X	X		
PWM_EXCLUSIVE_AREA_24			X	X		X				X	X	X	X	X	X	X	X		
PWM_EXCLUSIVE_AREA_25			X	X		X				X	X	X	X	X	X	X	X		
PWM_EXCLUSIVE_AREA_26			X	X		X				X	X	X	X	X	X	X	X		
PWM_EXCLUSIVE_AREA_27			X	X		X				X	X	X	X	X	X	X	X		
PWM_EXCLUSIVE_AREA_28			X	X		X				X	X	X	X	X	X	X	X		
PWM_EXCLUSIVE_AREA_29																		X	X
PWM_EXCLUSIVE_AREA_30																		X	X

Figure 5.1 Exclusive Areas Emios form.

Exclusive Area Matrix				
Exclusive Area ID	PWM_EXCLUSIVE_AREA_33	PWM_EXCLUSIVE_AREA_34	PWM_EXCLUSIVE_AREA_32	PWM_EXCLUSIVE_AREA_31
PWM_EXCLUSIVE_AREA_31				X
PWM_EXCLUSIVE_AREA_32	X		X	
PWM_EXCLUSIVE_AREA_33	X		X	
PWM_EXCLUSIVE_AREA_34		X		

Figure 5.2 Exclusive Areas Flexio form.

5.2 Exclusive areas not available on this platform

List of exclusive areas which are not available on this platform (or blank if they're all available).

5.3 Peripheral Hardware Requirements

Refer section **Hardware Resources** in User Manual for more details.

5.4 ISR to configure within AutosarOS - dependencies

None. All ISRs are implemented in the MCL module.

5.5 ISR Macro

RTD drivers use the ISR macro to define the functions that will process hardware interrupts. Depending on whether the OS is used or not, this macro can have different definitions.

5.5.1 Without an Operating System

The macro *USING_OS_AUTOSAROS* must not be defined.

5.5.1.1 Using Software Vector Mode

The macro *USE_SW_VECTOR_MODE* must be defined and the ISR macro is defined as:

```
#define ISR(IsrName) void IsrName(void)
```

In this case, the drivers' interrupt handlers are normal C functions and their prologue/epilogue will handle the context save and restore.

5.5.1.2 Using Hardware Vector Mode

The macro *USE_SW_VECTOR_MODE* must not defined and the ISR macro is defined as:

```
#define ISR(IsrName) INTERRUPT_FUNC void IsrName(void)
```

In this case, the drivers' interrupt handlers must also handle the context save and restore.

5.5.2 With an Operating System

Please refer to your OS documentation for description of the ISR macro.

5.6 Other AUTOSAR modules - dependencies

Development Error Tracer:

This module is necessary for enabling Development error detection. The API function used is Det_ReportError(). The activation / deactivation of Development error detection is configurable using the

'PwmDevErrorDetect' configuration parameter.

Mcl:

MCL module shall be initialized before using Pwm driver.

Mcu:

MCU module shall be initialized before using Pwm driver.

Port:

PORT module shall configure the Emios and Flexio channels which are used by the Pwm driver.

ECUC:

ECUC is required for configuring the variant handling in Tresos.

5.7 Data Cache Restrictions

None.

5.8 User Mode support

- User Mode configuration in the module
- User Mode configuration in AutosarOS

5.8.1 User Mode configuration in the module

The PWM driver can be run in user mode.

5.8.2 User Mode configuration in AutosarOS

When User mode is enabled, the driver may has the functions that need to be called as trusted functions in AutosarOS context. Those functions are already defined in driver and declared in the header <IpName>_Ip_TrustedFunctions.h. This header also included all headers files that contains all types definition used by parameters or return types of those functions. Refer the chapter User Mode configuration in the module for more detail about those functions and the name of header files they are declared inside. Those functions will be called indirectly with the naming convention below in order to AutosarOS can call them as trusted functions.

`Call_<Function_Name>_TRUSTED(parameter1,parameter2,...)`

That is the result of macro expansion `OsIf_Trusted_Call` in driver code:

`#define` OsIf_Trusted_Call[1-6params](name,param1,...,param6) Call_##name##_TRUSTED(param1,...,param6)

So, the following steps need to be done in AutosarOS:

- Ensure `MCAL_ENABLE_USER_MODE_SUPPORT` macro is defined in the build system or somewhere global.
- Define and declare all functions that need to call as trusted functions follow the naming convention above in Integration/User code. They need to visible in `Os.h` for the driver to call them. They will do the marshalling of the parameters and call `CallTrustedFunction()` in OS specific manner.
- `CallTrustedFunction()` will switch to privileged mode and call `TRUSTED_<Function_Name>()`.
- `TRUSTED_<Function_Name>()` function is also defined and declared in Integration/User code. It will unmarshalling of the parameters to call <Function_Name>() of driver. The <Function_Name>() functions are already defined in driver and declared in <IpName>_Ip_TrustedFunctions.h. This header should be included in OS for OS call and indexing these functions.

See the sequence chart below for an example calling `Linflexd_Uart_Ip_Init_Privileged()` as a trusted function.




Figure 5.3 Example sequence chart for calling `Linflexd_Uart_Ip_Init_Privileged` as trusted function

5.9 Multicore support

The Pwm driver implements the "Autosar 4.4 RTD Multicore Distribution" according to type II, in which the mappable element is set to logical channel. For additional details, please refer to AUTOSAR_EXP_BSWDistribution↩ Guide. The Pwm driver and the mappable elements can be allocated to zero, one or several ECUC partitions, by means of "PwmEcucPartionRef". If the Pwm is mapped to zero ECUC partitions, the Pwm behavior reverts to single-core implementation, similar to previous Autosar versions (e.g. 4.3). If the Pwm is mapped to one or more ECUC partitions, the Pwm enforces the following multi-core assumptions:

- The Pwm driver assumes there is a single EcucPartition allocated per core. Internally, the module will use the Core ID returned by GetCoreID API to reference the appropriate global data and configuration elements.
- The Pwm driver assumes the EcucCoreIDs are defined in a compact/consecutive order, starting from zero. The rationale is that the number of EcucPartitions is used for dimensioning the Pwm internal variables and the EcucCoreIDs are used for indexing those variables. (AR-86601 Zero based and dense IDs for OS-Cores and OSApplications)
- The Pwm driver assumes that initialization is performed on each core, Pwm_Init() is called separately for each core, using a different configguration structure. (Type II)
- The Pwm driver initialization expects the upper layer will pass the correct initialization pointer, specific to the partition in which the driver is to be used. For example: EcucPartition_1 is assigned to CoreID 4; Pwm_Init function will be called with Pwm_Config_EcucPartition_1 configuration structure, on Core 4.
- The Pwm driver will check upon each API call if the requested resource is configured to be available on the current core, if DET error reporting is enabled.
- The Pwm driver requires that all variables in NonCacheable MemMap sections be allocated accordingly, to avoid data corruption in multicore context.
- The Pwm driver assumes that RTE module implements the EXCLUSIVE AREAS to be core-aware only. The rationale is that the module implementation ensures data integrity by separating the mappable elements for different cores already, thus implementing the EXCLUSIVE AREAS in a blocking manner (ex: spin-lock) on a multicore scope, might affect the performance of the drivers on the two cores, although they might access separate HW elements. For single-core scope, the EXCLUSIVE AREAS keep the same purpose as on previous AUTOSAR implementations. (∗ - to be updated per Pwm usecase, to be detailed/removed if some modules require such kind of functionality for critical features which cannot be atomically shared among cores)
- The Pwm driver assumes that each interrupt is routed by the system only to the core on which is supposed to be serviced.

Module specific limitation:

- In Pwm configuration, a submodule cannot be contained by upper two ECUC partitions, so if a channel is mapping with ECUC partition A, then other channels belong to submodule contains that channel will not be allowed to map other ECUC partitions.

Chapter 6

Main API Requirements

- Main function calls within BSW scheduler
- API Requirements
- Calls to Notification Functions, Callbacks, Callouts

6.1 Main function calls within BSW scheduler

None.

6.2 API Requirements

None.

6.3 Calls to Notification Functions, Callbacks, Callouts

Call-back Notifications:

None.

User Notification:

The notifications can be configured as pointers to user defined functions. If notification is not desired for a specific channel then 'NULL_PTR' or 'NULL' shall be configured.

An extern declaration of the notification functions is generated in Pwm_PBCfg.c file. The notification functions have to be implemented by the user.

Chapter 7

Memory allocation

- Sections to be defined in Pwm_MemMap.h
- Linker command file

7.1 Sections to be defined in Pwm_MemMap.h

Section name	Type of section	Description
PWM_START_SEC_CONFIG_DATA↩ _<ALIGNMENT>	Configuration Data	Start of Memory Section for Config Data
PWM_STOP_SEC_CONFIG_DATA_↩ <ALIGNMENT>	Configuration Data	End of Memory Section for Config Data
PWM_START_SEC_CODE	Code	Start of memory Section for Code in Flash.
PWM_STOP_SEC_CODE	Code	End of memory Section for Code in Flash.
PWM_START_SEC_VAR_<INIT_P↩ OLICY>_<ALIGNMENT>	Variables	Start of memory Section for Variables.
PWM_STOP_SEC_VAR_<INIT_PO↩ LICY>_<ALIGNMENT>	Variables	End of memory Section for Variables.

Which the shortcut '<ALIGNMENT >' means the variable alignment. In order to avoid memory gaps in the allocation variables are allocated according their size. Possible ALIGNMENT postfixes are described in the table at the end of this section.

The shortcut '<INIT_POLICY>' means the initialization policy of variables. Possible '<INIT_POLICY>' postfixes are described in the table at the end of this section.

<ALIGMENT>	Description
BOOLEAN	Used for variables and constants of size 1 bit
8	Used for variables and constants which have to be aligned to 8 bit. For instance used for variables of size 8 bit or used for composite data types: arrays, structs and unions containing elements of maximum 8 bits
16	Used for variables and constants which have to be aligned to 16 bit. For instance used for variables of size 16 bit or used for composite data types: arrays, structs and unions containing elements of maximum 16 bits

<ALIGMENT>	Description
32	Used for variables and constants which have to be aligned to 32 bit. For instance used for variables of size 32 bit or used for composite data types: arrays, structs and unions containing elements of maximum 32 bits
UNSPECIFIED	Used for variables, constants, structure, array and unions when SIZE (alignment) does not fit the criteria of 8,16 or 32 bit. For instance used for variables of unknown size

<INIT_POLICY>	Description
CLEARED	Used for variables that are cleared to zero by start-up code
INIT	Used for variables that are initialized with values after every reset

7.2 Linker command file

Memory shall be allocated for every section defined in the driver's "<Module>"_MemMap.h.

Chapter 8

Integration Steps

This section gives a brief overview of the steps needed for integrating this module:

1. Generate the required module configuration(s). For more details refer to section Files Required for Compilation
2. Allocate the proper memory sections in the driver's memory map header file ("<Module>"_MemMap.h) and linker command file. For more details refer to section Sections to be defined in <Module>_MemMap.h
3. Compile & build the module with all the dependent modules. For more details refer to section Building the Driver

Chapter 9

External assumptions for driver

The section presents requirements that must be complied with when integrating the PWM driver into the application.

External Assumption Req ID	External Assumption Text
SWS_Pwm_00001	The Pwm SWS does not cover PWM emulation on general purpose I/O.
SWS_Pwm_00089	The Pwm module's user shall ensure the integrity if several function calls are made during run time in different tasks or ISRs for the same PWM channel. Note: Out of scope sMcal
SWS_Pwm_00093	The users of the Pwm module shall not call the function Pwm_Init during a running operation. Note: Out of scope sMcal
SWS_Pwm_00116	The Pwm module's environment shall not call any function of the Pwm module before having called Pwm_Init. . Note: Out of scope sMcal
EA_RTD_00071	If interrupts are locked, a centralized function pair to lock and unlock interrupts shall be used.
EA_RTD_00073	When PWM read-back is deployed using ICU, in order to perform the PWM readback, the integrator shall use the following configuration: a given PWM channel on one PWM Hw module shall be only readback on an ICU channel implemented using another Hw module. Note: **Implementation hints**: the configuration can be realized using the safety PORT module
EA_RTD_00081	The integrator shall assure that <MSN>_Init() and <MSN>_DeInit() functions do not interrupt each other.
EA_RTD_00082	When caches are enabled and data buffers are allocated in cacheable memory regions the buffers involved in DMA transfer shall be aligned with both start and end to cache line size. Note: **Rationale**: This ensures that no other buffers/variables compete for the same cache lines.
EA_RTD_00092	The integrator shall allocate a single EcucPartition per core or the partition in which the Pwm is allocated shall be exclusively mapped to a core. Note: Internally, the Pwm will use the Core ID returned by GetCoreID API to reference the appropriate global data and configuration elements, that is why a core should reference only one configured partition.
EA_RTD_00093	The application shall define EcucCoreIDs in a compact/consecutive order, starting from zero.
EA_RTD_00094	When multicore support is enabled, the application shall call Pwm_Init() for each core, using the dedicated configuration pointer for that core.
EA_RTD_00096	The application shall pass the correct initialization pointer, specific to the partition in which the driver is to be used.

External assumptions for driver

External Assumption Req ID	External Assumption Text
EA_RTD_00106	Standalone IP configuration and HL configuration of the same driver shall be done in the same project
EA_RTD_00107	The integrator shall use the IP interface only for hardware resources that were configured for standalone IP usage. Note: The integrator shall not directly use the IP interface for hardware resources that were allocated to be used in HL context.
EA_RTD_00108	The integrator shall use the IP interface to a build a CDD, therefore the BSWMD will not contain reference to the IP interface

How to Reach Us:

Home Page:
nxp.com

Web Support:
nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C–5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C–Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, AMBA, ARM Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and Vision are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. ARM7, ARM9, ARM11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2022 NXP B.V.