ELEC 4511/5511

Lab 8

Lab 8 Vectorization of gradient calculation

In this lab, you will use Verilog to design a vectorized gradient calculation module, and verify your design using the provided testbench file.

1. Experiment goal:

- Be further familiar with hardware design using Verilog and Xilinx Vivado IDE
- Master the vectorization method of gradient calculation.
- Be further familiar with using testbench to do simulation.

 Understand the conversion method between matrix and vector in hardware programming

2. Background

For multivariate linear regression,


$$\hat{y}^{(i)} = heta_0 + heta_1 X_1^{(i)} + heta_2 X_2^{(i)} + \dots + heta_n X_n^{(i)}$$

The gradient can be calculated by the following equations:

$$egin{aligned} egin{aligned} egin{aligned} \sum_{i=1}^m (y^{(i)} - X^{(i)} heta) \cdot (-X_0^{(i)}) \ \sum_{i=1}^m (y^{(i)} - X^{(i)} heta) \cdot (-X_1^{(i)}) \ \sum_{i=1}^m (y^{(i)} - X^{(i)} heta) \cdot (-X_2^{(i)}) \ & \cdots \ \sum_{i=1}^m (y^{(i)} - X^{(i)} heta) \cdot (-X_n^{(i)}) \end{aligned} = rac{2}{m} \cdot X^T \cdot (X heta - y)$$

$$X = egin{bmatrix} 1 & X_1^{(1)} & X_2^{(1)} & \dots & X_n^{(1)} \ 1 & X_1^{(2)} & X_2^{(2)} & \dots & X_n^{(2)} \ \dots & & & \dots \ 1 & X_1^{(m)} & X_2^{(m)} & \dots & X_n^{(m)} \end{bmatrix} \hspace{0.5cm} heta = egin{bmatrix} heta_0 \ heta_1 \ heta_2 \ \dots \ heta_n \end{bmatrix}$$

Matrix operations can be accelerated by hardware. An example design is shown below:



In this lab, you will design 4 sub-modules respectively, and then instantiate and connect them in the top-level module "gradient_calc".

3. Specific tasks:

1) Fully understand the provided Verilog file of the "**X_multiply_theta**" module.

```
module X multiply theta #(parameter m =20, n= 3)
(
    input [16*m*n-1:0] X,
    input [16*n-1:0] theta,
    output reg [32*m-1:0] X theta
);
reg signed [15:0] X tmp;
reg signed [15:0] theta tmp;
reg signed [31:0] tmp;
integer i, j;
always@(*)begin
for (i=0;i<m;i=i+1)begin
    tmp = 0;
    for (j=0; j< n; j=j+1) begin
         X \text{ tmp= } X[16*(m-i)*n-1-16*j -:16];
         theta tmp = theta[16*n-1-16*j-:16];
         tmp = tmp + X tmp* theta tmp;
    X theta[32*m-1-32*i -: 32] = tmp;
end
end
endmodule
```

2) Follow the templates below to design the remaining three sub-modules. And test each module using the provided testbench file (tb_Xtheta_minus_Y.v, tb_X_to_XT.v, tb_XT_multiply_Xtheta_Y.v)

```
module Xtheta_minus_Y #(parameter m =20)
{
    input [32*m-1:0] X_theta,
    input [32*m-1:0] Y,
    output reg [32*m-1:0] Xtheta_Y
};

endmodule

module X_to_XT #(parameter m =20, n= 3)
{
    input [16*m*n-1:0] X,
    output reg [16*n*m-1:0] XT
};

endmodule

module XT_multiply_Xtheta_Y #(parameter m =20, n= 3)
{
    input [16*n*m-1:0] XT,
    input [32*m-1:0] XT,
    input [32*m-1:0] Xtheta_Y,
    output reg [32*n-1:0] gradient_vector
};
```

3) Instantiate and connect these four sub-modules in the top-level module, "gradient_calc". And use the provided testbench file (tb_gradient_calc.v) to do the simulation.

Canvas submission: Please submit your report in ".pdf" file format and compress your Verilog code into a ".zip" file.

What needs to be included in your report:

- 1. Copy your all of the Verilog code in the report
- 2. Screenshot of the simulation result for each module
- 3. Please write a short analysis of each problem, mainly explaining how you think about the design of the function, what troubles you encountered during the design process, and how you finally solved them, etc.

What needs to be included in your ".zip" file:

Verilog code