

## EXPERIMENT 7

Aim:

To make a half adder & full adder logic gate

Components Req'd

And gate, XOR gate, Input, output, OR Gate.

Procedure:

i) Half adder

$$S = \bar{X}Y + X\bar{Y}$$

$$C = XY$$

S = Sum, C = Carry.

S can also be written as  $S_2 \quad X \oplus Y$   
↓  
XOR Gate.

ii) Full adder

$$S = \bar{X}\bar{Y}C_{in} + \bar{X}Y\bar{C}_{in} + X\bar{Y}\bar{C}_{in} + XYC_{in}$$

$$S = C_{in}(\bar{X}\bar{Y} + XY) + \bar{C}_{in}(\bar{X}Y + X\bar{Y})$$

$$S = C_{in}(\overline{\bar{X}Y + XY}) + \bar{C}_{in}(\bar{X}Y + X\bar{Y})$$

$$S = C_{in} \oplus (X \oplus Y)$$

$$C_{out} = \bar{X}Y C_{in} + X\bar{Y} C_{in} + XY C_{in} + XY \bar{C}_{in}$$




$$C_{out} = C_{in}(x \oplus y) + xy$$

Result :-

We have Successfully made half full adder using logic gate simulation.

\* Half adder

X	Y	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



\* Full adder

X	Y	C <sub>in</sub>	S	C <sub>out</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0

1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

