EXPERIMENT 7
Aims To make a half adder & full adder legit go
Components Regt
And gate, XOR gate, Input, output, OR Grate.
Paccedurer
i) Half addedd
$S = \overline{X} \times Y \times \overline{Y}$ $C = X \times Y$
S=Sum, C= Carry.
S can also be written an 8, XAV
XOR Gate.
ii) Full adder
S2 XYCin+XXCin+XYCin+XYCin+XYCin S2 (in(XY+XY)+ 5 (FXX) = 5)
$S_2(in(XY+XY), 5)$

$$S_{2} \overline{XYCin} + \overline{XYCin} + \overline{XYCin} + \overline{XYCin}$$


 $S_{2} Cin (\overline{XY+XY}) + \overline{Cin} (\overline{XY+XY})$
 $S_{3} Cin (\overline{XY+XY}) + \overline{Cin} (\overline{XY+XY})$
 $S_{4} Cin (\overline{XY+XY}) + \overline{Cin} (\overline{XY+XY})$
 $S_{5} Cin (\overline{XY+XY}) + \overline{Cin} (\overline{XY+XY})$
 $Cout_{2} \overline{XYCin} + \overline{XYCin} + \overline{XYCin} + \overline{XYCin}$

Scanned by TapScanner

Cout = Cin(XAY) + XY

Result t We have Succentully mode half tull added using logic gate Simulation.

* Half addedt



* Jull added t

