31	27	26	25	24	20	19		15	14	12	11	7	6	0	
	funct7				rs2		rs1		fun	ct3		rd	or	code	R-type
	ir	nm[	11:(	)]			rs1		fun	ct3		rd	or	code	I-type
iı	nm[11:	5]			rs2		rs1		fun	ct3	im	m[4:0]	or	code	S-type
imm[12 10:5] rs2							rs1 funct3			imn	n[4:1 11]	or	ocode	B-type	
				im	m[31:12]	•						rd	or	ocode	U-type
imm[20 10:1 11 19:12]											rd	or	ocode	J-type	

# RV32I Base Instruction Set

	imm[31:12]			rd	0110111	LUI
	imm[31:12]			rd	0010111	AUIPC
im	m[20 10:1 11 1]	9:12]		rd	1101111	JAL
imm[11:		rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:	0]	rs1	000	rd	0000011	LB
imm[11:		rs1	001	rd	0000011	LH
imm[11:		rs1	010	rd	0000011	LW
imm[11:		rs1	100	rd	0000011	LBU
imm[11:	0]	rs1	101	rd	0000011	LHU
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:	0]	rs1	000	rd	0010011	ADDI
imm[11:	0	rs1	010	rd	0010011	SLTI
imm[11:	[0]	rs1	011	rd	0010011	SLTIU
imm[11:	0]	rs1	100	rd	0010011	XORI
imm[11:	0]	rs1	I I		0010011	ORI
imm[11:	0]	rs1	111	rd	0010011	ANDI
0000000	shamt	rs1	001	rd	0010011	SLLI
0000000	shamt	rs1	101	rd	0010011	SRLI
0100000	shamt	rs1	101	rd	0010011	SRAI
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	101	rd	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	SRA
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND
fm pre	rs1	000	rd	0001111	FENCE	
000000000		00000	000	00000	1110011	ECALL
000000000	0001	00000	000	00000	1110011	EBREAK

31	27	26	25	24	2	)	19	15	14	12	11	7	6	0	
fı	unct7				rs2		rs1		func	ct3	rd		opo	code	R-type
	in	nm[	11:0	)]			rs1		func	ct3	rd		opo	code	I-type
imi	m[11:5	5]			rs2		rs1		func	ct3	imm[4	4:0]	opo	code	S-type

#### RV64I Base Instruction Set (in addition to RV32I)

imm	[11:0]	rs1	110	rd	0000011	LWU
imm	[11:0]	rs1	011	rd	0000011	LD
imm[11:5]	rs2	rs1	011	imm[4:0]	0100011	SD
000000	shamt	rs1	001	rd	0010011	SLLI
000000	shamt	rs1	101	rd	0010011	SRLI
010000	shamt	rs1	101	rd	0010011	SRAI
imm	[11:0]	rs1	000	rd	0011011	ADDIW
0000000	shamt	rs1	001	rd	0011011	SLLIW
0000000	shamt	rs1	101	rd	0011011	SRLIW
0100000	shamt	rs1	101	rd	0011011	SRAIW
0000000	rs2	rs1	000	rd	0111011	ADDW
0100000	rs2	rs1	000	rd	0111011	SUBW
0000000	rs2	rs1	001	rd	0111011	SLLW
0000000	0000000 rs2		101	rd	0111011	SRLW
0100000	0100000 rs2		101	rd	0111011	SRAW

#### RV32/RV64 Zifencei Standard Extension

imm[11:0]	rs1	001	rd	0001111	FENCE.I

### RV32/RV64 Zicsr Standard Extension

csr	rs1	001	rd	1110011	CSRRW
csr	rs1	010	rd	1110011	CSRRS
csr	rs1	011	rd	1110011	CSRRC
csr	uimm	101	rd	1110011	CSRRWI
csr	uimm	110	rd	1110011	CSRRSI
csr	uimm	111	rd	1110011	CSRRCI

#### RV32M Standard Extension

0000001	rs2	rs1	000	$^{\mathrm{rd}}$	0110011	MUL
0000001	rs2	rs1	001	$^{\mathrm{rd}}$	0110011	MULH
0000001	rs2	rs1	010	rd	0110011	MULHSU
0000001	rs2	rs1	011	rd	0110011	MULHU
0000001	rs2	rs1	100	rd	0110011	DIV
0000001	rs2	rs1	101	rd	0110011	DIVU
0000001	rs2	rs1	110	rd	0110011	REM
0000001	rs2	rs1	111	rd	0110011	REMU

### RV64M Standard Extension (in addition to RV32M)

0000001	rs2	rs1	000	rd	0111011	MULW
0000001	rs2	rs1	100	rd	0111011	DIVW
0000001	rs2	rs1	101	rd	0111011	DIVUW
0000001	rs2	rs1	110	rd	0111011	REMW
0000001	rs2	rs1	111	rd	0111011	REMUW

31	27	26	25	24	20	19	15	14	12	11	7	6	0	
	funct	7			rs2	rs	1	fun	ct3	$_{\mathrm{rd}}$		opo	code	R-type

### RV32A Standard Extension

00010	aq	rl	00000	rs1	010	rd	0101111	LR.W
00011	aq	rl	rs2	rs1	010	rd	0101111	SC.W
00001	aq	rl	rs2	rs1	010	rd	0101111	AMOSWAP.W
00000	aq	rl	rs2	rs1	010	rd	0101111	AMOADD.W
00100	aq	rl	rs2	rs1	010	rd	0101111	AMOXOR.W
01100	aq	rl	rs2	rs1	010	rd	0101111	AMOAND.W
01000	aq	rl	rs2	rs1	010	rd	0101111	AMOOR.W
10000	aq	rl	rs2	rs1	010	rd	0101111	AMOMIN.W
10100	aq	rl	rs2	rs1	010	rd	0101111	AMOMAX.W
11000	aq	rl	rs2	rs1	010	rd	0101111	AMOMINU.W
11100	aq	rl	rs2	rs1	010	rd	0101111	AMOMAXU.W

## $\rm RV64A$ Standard Extension (in addition to $\rm RV32A)$

00010	aq	rl	00000	rs1	011	rd	0101111	LR.D
00011	aq	rl	rs2	rs1	011	rd	0101111	SC.D
00001	aq	rl	rs2	rs1	011	rd	0101111	AMOSWAP.D
00000	aq	rl	rs2	rs1	011	rd	0101111	AMOADD.D
00100	aq	rl	rs2	rs1	011	rd	0101111	AMOXOR.D
01100	aq	rl	rs2	rs1	011	rd	0101111	AMOAND.D
01000	aq	rl	rs2	rs1	011	rd	0101111	AMOOR.D
10000	aq	rl	rs2	rs1	011	rd	0101111	AMOMIN.D
10100	aq	rl	rs2	rs1	011	rd	0101111	AMOMAX.D
11000	aq	rl	rs2	rs1	011	rd	0101111	AMOMINU.D
11100	aq	rl	rs2	rs1	011	rd	0101111	AMOMAXU.D

31	27 26 25	24 20	19 15	14 12	11 7	6 0	
fur	ct7	rs2	rs1	funct3	rd	opcode	R-type
rs3	funct2	rs2	rs1	funct3	rd	opcode	R4-type
	imm[11:	0]	rs1	funct3	rd	opcode	I-type
imm	[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type

#### **RV32F Standard Extension**

Itv 32F Standard Extension									
j	imm[11:0]		rs1	010	rd	0000111	FLW		
imm[11	:5]	rs2	rs1	010	imm[4:0]	0100111	FSW		
rs3	00	rs2	rs1	rm	$^{\mathrm{rd}}$	1000011	FMADD.S		
rs3	00	rs2	rs1	rm	$\operatorname{rd}$	1000111	FMSUB.S		
rs3	00	rs2	rs1	rm	rd	1001011	FNMSUB.S		
rs3	00	rs2	rs1	rm	rd	1001111	FNMADD.S		
000000	00	rs2	rs1	rm	rd	1010011	FADD.S		
000010	00	rs2	rs1	rm	$^{\mathrm{rd}}$	1010011	FSUB.S		
000100	00	rs2	rs1	rm	$^{\mathrm{rd}}$	1010011	FSW FMADD.S FMSUB.S FNMSUB.S FNMADD.S FADD.S		
000110	00	rs2	rs1	rm	rd	1010011	FDIV.S		
010110	00	00000	rs1	rm	rd	1010011	FSQRT.S		
001000	00	rs2	rs1	000	$^{\mathrm{rd}}$	1010011	FSGNJ.S		
001000	00	rs2	rs1	001	$^{\mathrm{rd}}$	1010011	FSGNJN.S		
001000	00	rs2	rs1	010	$^{\mathrm{rd}}$	1010011	FSGNJX.S		
001010	00	rs2	rs1	000	$^{\mathrm{rd}}$	1010011	FMIN.S		
001010	00	rs2	rs1	001	$^{\mathrm{rd}}$	1010011	FMAX.S		
110000	00	00000	rs1	rm	$^{\mathrm{rd}}$	1010011	FCVT.W.S		
110000	00	00001	rs1	rm	rd	1010011	FCVT.WU.S		
111000	00	00000	rs1	000	rd	1010011	FMV.X.W		
101000	00	rs2	rs1	010	rd	1010011	FEQ.S		
101000	1010000		rs1	001	rd	1010011	FLT.S		
101000	1010000		rs1	000	rd	1010011	FLE.S		
111000	00	00000	rs1	001	rd	1010011	FCLASS.S		
110100		00000	rs1	rm	rd	1010011	FCVT.S.W		
110100	00	00001	rs1	rm	rd	1010011	FCVT.S.WU		
111100	00	00000	rs1	000	rd	1010011	FMV.W.X		

## RV64F Standard Extension (in addition to RV32F)

1100000	00010	rs1	rm	$^{\mathrm{rd}}$	1010011	FCVT.L.S
1100000	00011	rs1	rm	rd	1010011	FCVT.LU.S
1101000	00010	rs1	rm	rd	1010011	FCVT.S.L
1101000	00011	rs1	$^{\mathrm{rm}}$	rd	1010011	FCVT.S.LU

31	27	26	25	24	20	19	15	14	12	11	7	6	0	
	funct'	7			rs2	rs	s1	fun	ct3	r	d	opce	ode	R-type
	rs3	fui	act2		rs2	rs	s1	fun	ct3	r	d	opce	ode	R4-type
		imm	11:0	)]		rs	s1	fun	ct3	r	d	opc	ode	I-type
	imm[11	:5]			rs2	rs	s1	fun	ct3	imm	[4:0]	opco	ode	S-type

### **RV32D Standard Extension**

	imm[11:0]		rs1	011	rd	0000111	FLD
imm[11		rs2	rs1	011	imm[4:0]	0100111	FSD
rs3	01	rs2	rs1	rm	rd	1000011	FMADD.D
rs3	01	rs2	rs1	rm	rd	1000111	FMSUB.D
rs3	01	rs2	rs1	rm	rd	1001011	FNMSUB.D
rs3	01	rs2	rs1	rm	rd	1001111	FNMADD.D
000000	)1	rs2	rs1	rm	rd	1010011	FADD.D
000010	)1	rs2	rs1	rm	rd	1010011	FSUB.D
000100	)1	rs2	rs1	rm	rd	1010011	FMUL.D
000110	)1	rs2	rs1	rm	rd	1010011	FDIV.D
010110	)1	00000	rs1	rm	rd	1010011	FSQRT.D
001000	)1	rs2	rs1	000	rd	1010011	FSGNJ.D
001000	)1	rs2	rs1	001	rd	1010011	FSGNJN.D
001000	)1	rs2	rs1	010	rd	1010011	FSGNJX.D
001010	)1	rs2	rs1	000	rd	1010011	FMIN.D
001010	)1	rs2	rs1	001	rd	1010011	FMAX.D
010000	00	00001	rs1	rm	rd	1010011	FCVT.S.D
010000	)1	00000	rs1	rm	rd	1010011	FCVT.D.S
101000	)1	rs2	rs1	010	rd	1010011	FEQ.D
101000	)1	rs2	rs1	001	rd	1010011	FLT.D
101000	)1	rs2	rs1	000	rd	1010011	FLE.D
111000	1110001		rs1	001	rd	1010011	FCLASS.D
110000	1100001		rs1	rm	rd	1010011	FCVT.W.D
110000	)1	00001	rs1	rm	rd	1010011	FCVT.WU.D
110100	)1	00000	rs1	rm	rd	1010011	FCVT.D.W
110100	)1	00001	rs1	rm	rd	1010011	FCVT.D.WU

### RV64D Standard Extension (in addition to RV32D)

		`			,	
1100001	00010	rs1	rm	rd	1010011	FCVT.L.D
1100001	00011	rs1	rm	rd	1010011	FCVT.LU.D
1110001	00000	rs1	000	rd	1010011	FMV.X.D
1101001	00010	rs1	rm	rd	1010011	FCVT.D.L
1101001	00011	rs1	rm	rd	1010011	FCVT.D.LU
1111001	00000	rs1	000	rd	1010011	FMV.D.X

31	27	26	25	24	20	19	15	14	12	11	7	6		0	
	funct7		1	s2	rs	s1	fun	ct3	rc	l	op	code		R-type	
	rs3 funct2 rs2		rs	s1	fun	ct3	rc	rd opcode			R4-type				
	imm[11:0]			rs	s1	fun	ct3	rc	l	op	code		I-type		
	imm[11:5] rs2			rs	s1	fun	ct3	imm[	4:0]	op	code		S-type		
	RV32Q Standard Extension														

RV32Q Standard Extension									
	imm[11:0]		rs1	100	rd	0000111	FLQ		
imm[11	:5]	rs2	rs1	100	imm[4:0]	0100111	FSQ		
rs3	11	rs2	rs1	rm	rd	1000011	FMADD.Q		
rs3	11	rs2	rs1	rm	rd	1000111	FMSUB.Q		
rs3	11	rs2	rs1	rm	rd	1001011	FNMSUB.Q		
rs3	11	rs2	rs1	rm	rd	1001111	FNMADD.Q		
000001	1	rs2	rs1	rm	rd	1010011	FADD.Q		
000011	.1	rs2	rs1	rm	rd	1010011	FSUB.Q		
000101	.1	rs2	rs1	rm	rd	1010011	FMUL.Q		
000111	.1	rs2	rs1	rm	rd	1010011	FDIV.Q		
010111	.1	00000	rs1	rm	rd	1010011	FSQRT.Q		
001001	.1	rs2	rs1	000	rd	1010011	FSGNJ.Q		
001001	.1	rs2	rs1	001	rd	1010011	FSGNJN.Q		
001001	.1	rs2	rs1	010	rd	1010011	FSGNJX.Q		
001011	1	rs2	rs1	000	rd	1010011	FMIN.Q		
001011	1	rs2	rs1	001	rd	1010011	FMAX.Q		
010000	00	00011	rs1	rm	rd	1010011	FCVT.S.Q		
010001	.1	00000	rs1	rm	rd	1010011	FCVT.Q.S		
010000	)1	00011	rs1	rm	rd	1010011	FCVT.D.Q		
010001	.1	00001	rs1	rm	rd	1010011	FCVT.Q.D		
101001	.1	rs2	rs1	010	rd	1010011	FEQ.Q		
101001	.1	rs2	rs1	001	rd	1010011	FLT.Q		
101001	1	rs2	rs1	000	rd	1010011	FLE.Q		
111001	1	00000	rs1	001	rd	1010011	FCLASS.Q		
110001	1100011		rs1	rm	rd	1010011	FCVT.W.Q		
110001		00001	rs1	rm	rd	1010011	FCVT.WU.Q		
110101	.1	00000	rs1	rm	rd	1010011	FCVT.Q.W		
110101	.1	00001	rs1	rm	rd	1010011	FCVT.Q.WU		

# $\rm RV64Q$ Standard Extension (in addition to $\rm RV32Q)$

10,010	Juliana LA	tension (iii	addition	1 00 10 02 0	,,	
1100011	00010	rs1	rm	rd	1010011	FCVT
1100011	00011	rs1	rm	rd	1010011	FCVT
1101011	00010	rs1	rm	rd	1010011	FCVT
1101011	00011	rs1	rm	rd	1010011	FCVT

FCVT.L.Q FCVT.LU.Q FCVT.Q.L FCVT.Q.LU

Table 24.2: Instruction listing for RISC-V

Table 24.3 lists the CSRs that have currently been allocated CSR addresses. The timers, counters, and floating-point CSRs are the only CSRs defined in this specification.

Number	Privilege	Name	me Description				
	Floating-Point Control and Status Registers						
0x001	Read/write	fflags	Floating-Point Accrued Exceptions.				
0x002	Read/write	frm	Floating-Point Dynamic Rounding Mode.				
0x003	Read/write   fcsr   Floating-Point Control and Status Register (frm + fflags)						
Counters and Timers							
0xC00	Read-only	cycle Cycle counter for RDCYCLE instruction.					
0xC01	Read-only	time	Timer for RDTIME instruction.				
0xC02	Read-only	instret	Instructions-retired counter for RDINSTRET instruction.				
0xC80	Read-only	cycleh	Upper 32 bits of cycle, RV32I only.				
0xC81	Read-only	timeh	Upper 32 bits of time, RV32I only.				
0xC82	Read-only	instreth	Upper 32 bits of instret, RV32I only.				

Table 24.3: RISC-V control and status register (CSR) address map.