Mark Bollinger

6-2-2016

DWD420

Chapter 16 review questions

1. Is one of the most common instructions, integer and floating-point arithmetic, loads, stores, and conditional branches can be initiated simultaneously and executed independently. Such implementations raise a number of complex design issues related to instruction pipeline.
2. Superscalar design contains the processor being able to issue multiple instructions in a single clock, with redundant services to perform an instruction. We're talking about within a single core, multicore processing is different. Pipelining splits an instruction into steps, and since each step is performed in a different part of the processor, multiple instructions can be in different "phases" each clock.