



Triton:

- Unlike CUDA (where we need to define how many Blocks and how many Threads per Block),
Triton only needs a of Blocks (it decides it of Threads per Block on its own)

se Pytorch, Triton does not take entire vectors just as they are (full matrices, broadcasting etc operations).
ses the POINTER to the 1st Data Element of that vector in memory. We have to compute the indices for the
svs from the Pointer (to the 1st data element).





Algorithm 3 Francisconcern I beautifum Regulare, Harrison Q, K, Ψ of $\mathbb{R}^{2 \times 2 \times 2}$ in BIDA block sizes E_i , A_i , $i \in \mathbb{R}^2$ blocks $Q \otimes X_i = \{\frac{1}{K_i}\}_{i=1}^{K_i}$ blocks $Q_i = Q_i$ of size X_i at each, and density K_i V_i is in $T_i = \left[\frac{K_i}{K_i}\right]$ blocks $X_i = X_i$, and $V_i = V_i$, i drives E_i at such

JUSBI vs VIOI-Causar Attanton.

- Causal (Masked):

Token can ONLY attend to itself and tokens BEFORE it in the sequence, NOT any tokens AFTER it





Algorithm 2 FlashAttention-2 Backward Press

Require: Matrices $Q, K, V, Q, do \in \mathbb{R}^{N\times d}$ in HBM, vector $L \in \mathbb{R}^N$ in HBM. block sizes B_r, B_r .

1 Divide Q into $T_r = \left[\frac{N}{K_r}\right]$ blocks Q_1, \ldots, Q_T , of size $B_r \times d$ each, and divide K, V in to $T_r = \left[\frac{N}{K_r}\right]$ blocks K_1, \ldots, K_Z , and V_1, \ldots, V_T , of size $B_r \times d$ each, divide dO into T_r blocks dO_1, \ldots, dO_T , of size $B_r \times d$ each, and divide L into T_r blocks L_1, \ldots, L_{T_r} , of size B_r each.


3 Initialize dO = Q (9) N_{red} in HBM and divide it into T_r blocks dO_1, \ldots, dO_T , of size $B_r \times d$ each. Divide $dK, dV \in \mathbb{R}^{N\times d}$ in T_r blocks dK_1, \ldots, dK_{T_r} and dV_1, \ldots, dV_{T_r} of size $B_r \times d$ each. Divide $dK, dV \in \mathbb{R}^{N\times d}$ in T_r blocks dK_1, \ldots, dK_{T_r} and dV_1, \ldots, dV_{T_r} of size $B_r \times d$ each. Divide $dK, dV \in \mathbb{R}^{N\times d}$ in dV_r blocks dV_r in dV_r blocks dV_r in dV_r blocks dV_r to HBM. On chip, compute $\mathbf{dK}_j \leftarrow \mathbf{dK}_j + \mathbf{dS}_j^{(j)^\intercal} \mathbf{Q}_i \in \mathbb{R}^{R,\times d}$. 17. end for 18. Write \mathbf{dK}_j , \mathbf{dV}_j to HBM. 19. end for 20. Return \mathbf{dQ} , \mathbf{dK} , \mathbf{dV} .



Can be shown (notebook) that:

aDownstream Gradient wrt input = Upstream Gradient wrt output * Weight.T
Similarly,

bownstream Gradient wrt weight = Input.T * Upstream Gradient wrt output $\frac{9x}{9\phi} = \frac{9A}{9\phi} \cdot \frac{9x}{94} = \frac{9A}{9\phi} \cdot \frac{\text{Evol}}{\text{Ms}} = [\text{v'ol}]$ 36 = X, 96 JW Enil [D,M] [N,M]



shAttention1 Backward Pass algorith



\$cax L = 4 to N As Lose (...) spawn B: Lose (...) spawn another C > A × B Check if both spawns are done before doing matmul 570KE(...)



Conditions:

| Parallelization can be done using 'async' operations
| Parallelization can be done using 'async' operations
| More memory needed for this as \$RAM needs to hold more memory:
| When Compute Unit does Milk, at the same time step [set time step):
| Reads for two matrices (RDA2 and RBD2) are already done
| Reads for two matrices and for one already (RDA3)
| Num of Herations of for loop have to be MULCH GREATER THAN num of Stages of software pipe (4 stages in seample above; RDA, RD, MM, WB)
| If Iterations in loop >>> If stages in software pipeline, for pipellining to work well

hardware-architecture 704.html#:~:text=Mem
 20memory, accessed 10/22
 USC EE508 Hardware Foundations of ML Notes

DOCUMENT:

This document contains personal study notes and summaries related to hkproj/triton-flash-attention. These notes are not my original work and are not intended to claim credit for the source material. All rights, authorship, and intellectual property belong to the respective original creators.