

FlashAttention in Triton

Tuesday, March 18, 2025 5:17 PM

- Flash Attention 1:
- Computations are on GPU
 - Accessing HBM (GPU Global memory) or CPU DRAM is MUCH slower than accessing GPU Shared Memory
 - Problem: Calculating Attention is I/O Bound -> so it keeps needing to access GPU Global Memory
 - Solution: Computing Attention INSIDE Shared Memory itself, avoid repeated Global Memory accesses
 - Consequence: Computation of Attention is MUCH CLOSER to GPU cores, Bandwidth bottleneck addressed
 - How we'll do it:
 - o Split Attention input into smaller blocks that can fit INSIDE Shared Memory using Tiling/Block Matmul
 - o Compute Attention using K, Q, V for EACH Block (of the entire Matrix) in the Shared Memory (One Block at a time, Shared Memory can fit only 1 Block), then COPY this back to Global Memory

FlashAttention1 vs FlashAttention2:

- Structure of 2 'for' loops in FA1:
 - o 1st loop: K (Keys)
 - o 2nd loop: Q (Queries)
- Structure of 2 'for' loops in FA2:
 - o 1st loop: Q (Queries)
 - o 2nd loop: K (Keys)

Online Softmax algorithm (by hand):

Handwritten notes for Online Softmax algorithm:

$$m_0 = -\infty$$
$$l_0 = 0$$
$$\text{for } i = 1 \text{ to } N$$
$$m_i = \max(m_{i-1}, x_i)$$
$$l_i = l_{i-1} + e^{x_i - m_i}$$
$$\text{for } u = 1 \text{ to } N$$
$$x_u \leftarrow \frac{e^{x_u - m_N}}{l_N}$$
$$m_N = \max(x_i) = x_{\max}$$
$$l_N = \sum_{i=1}^N e^{x_i - x_{\max}}$$

Correction Factor

if: - Current Max > Previous Max: Correction Factor corrects
- If Current Max = Previous Max: Correction Factor becomes 1, no correction takes place

We won't be aware that at the end of this loop:

Online Softmax algorithm (implemented in code):

STEP 2

$$m_i = \max(\text{rowmax}(Q_i K_i^T), m_i)$$
$$S_i = Q_i K_i^T$$
$$l_i = \text{rowsum}[\exp(S_i - m_i)] + l_i \cdot \exp(m_i - m_i)$$
$$P_i = \exp(S_i - m_i)$$
$$O_i = \text{diag}(\exp(m_i - m_i)) O_i + P_i V_i$$

previous max

Current row max

Accumulate Normalization Factor terms at each step

We divide by the Accumulated Normalization Factor at the end to get the final Output

Update Output at each step. For 1st step, output = PV (only PV)

Applying Softmax_Start() on each Q,K*V

- Q and K are matrix BLOCKS (tiles/blocks from tiling/blocking)

FlashAttention2 (using the Online Softmax algo above)

Algorithm 1 FLASHATTENTION-2 forward pass


- Require: Matrices $Q, K, V \in \mathbb{R}^{N \times d}$ in HBM, block sizes B_L, B_T .
- 1: Divide Q into T_r of size $\frac{N}{B_L} \times B_L$ blocks Q_1, \dots, Q_{T_r} of size $B_L \times d$ each, and divide K, V in to T_r of size $\frac{N}{B_L} \times B_L$ blocks K_1, \dots, K_{T_r} and V_1, \dots, V_{T_r} of size $B_L \times d$ each.
 - 2: Divide the output $O \in \mathbb{R}^{N \times d}$ into T_r blocks O_1, \dots, O_{T_r} of size $B_L \times d$ each, and divide the logsumexp L into T_r blocks L_1, \dots, L_{T_r} of size B_L each.
 - 3: for $1 \leq i \leq T_r$ do **FOR EACH Q_i BLOCK**
 - 4: Load Q_i from HBM to on-chip SRAM.
 - 5: On chip, initialize $O_i^{(0)} = (0)_{B_L \times d} \in \mathbb{R}^{B_L \times d}$, $l_i^{(0)} = (0)_{B_L} \in \mathbb{R}^{B_L}$, $m_i^{(0)} = (-\infty)_{B_L} \in \mathbb{R}^{B_L}$.
 - 6: for $1 \leq j \leq T_r$ do **FOR EACH K_j BLOCK**
 - 7: Load K_j, V_j from HBM to on-chip SRAM.
 - 8: On chip, compute $S_i^{(j)} = Q_i K_j^T \in \mathbb{R}^{B_L \times B_T}$.
 - 9: On chip, compute $m_i^{(j)} = \max(m_i^{(j-1)}, \text{rowmax}(S_i^{(j)})) \in \mathbb{R}^{B_L}$, $P_i^{(j)} = \exp(S_i^{(j)} - m_i^{(j)}) \in \mathbb{R}^{B_L \times B_T}$ (pointwise), $l_i^{(j)} = e^{m_i^{(j-1)} - m_i^{(j)}} l_i^{(j-1)} + \text{rowsum}(P_i^{(j)}) \in \mathbb{R}^{B_L}$.
 - 10: On chip, compute $O_i^{(j)} = \text{diag}(e^{m_i^{(j-1)} - m_i^{(j)}})^{-1} O_i^{(j-1)} + P_i^{(j)} V_j$.
 - 11: end for
 - 12: On chip, compute $O_i = \text{diag}(l_i^{(T_r)})^{-1} O_i^{(T_r)}$.
 - 13: On chip, compute $L_i = m_i^{(T_r)} + \log(l_i^{(T_r)})$.
 - 14: Write O_i to HBM as the i -th block of O .
 - 15: Write L_i to HBM as the i -th block of L .
 - 16: end for
 - 17: Return the output O and the logsumexp L .

- CUDA:
- We have to tell each Thread what to do, ie software engineer determines mapping between Thread and its Data Elements (CUDA knows only # of Blocks & # of Threads [in each Block])
 - When running 'N'-threads in parallel (done on each core), when we ask CUDA to run the N-threads in parallel, it will:
 - o Allocate N threads
 - o Assign a unique 'Thread Identifier' to each thread
 - o Run the threads according to the Thread Identifier assigned to it

```
#include <math.h>
#include <stdio.h>
#include <stdlib.h>
#include <unistd.h>
#include <sys/time.h>
#include <sys/types.h>
#include <sys/stat.h>
#include <fcntl.h>
#include <sys/mman.h>

// ... (CUDA code for matrix-vector multiplication) ...

// Test vector
int main(int argc, char** argv) {
    // ... (Main function logic) ...
}
```




Eg: N = 8, Block Size = 2, GPU has 4 cores
So, # of Blocks = 8 / 2 = 4

Expression to access each element in N:
element_id = B_id * Block_size + thread_id

Block ID: 0, 1, 2 or 3

General formula to calculate # of Blocks:
of Blocks = Total # of Data Elements (N) / Block Size

of Threads per block (considering 1 Thread per Data Element)




x_max does over each row or over entire matrix?
=> over each row

- Why we have the 'if (i < N)' in 'cuda_vector_add_simple' method:
- Threads are launched by CUDA in multiples of 32 (ie, launched as a warp, 1 warp has 32 threads)
 - Eg: if no of threads intended by software engineer is 34 (ie, 34 elements in vector, 32*2), CUDA launches 64 threads
 - So, supposing we want to launch 8 threads (as we have 8 elements in vector), we have to tell the remaining 24 threads to NOT do anything.
 - The N threads being launched have the same Control Unit. This means they have run the same program, but on different data elements (SIMT programming model)
 - Control Divergence:
 - o In earlier case, 8 threads were launched, meaning remaining 24 threads were also launched, but remain IDLE as they don't do any work
 - o This is called Control Divergence and causes lesser throughput, which software engineer should aim to minimize

DOUBTS

1. Why does each Block have 2 Threads here?



Defining launch grid for 2D matrix (like on the left):

- Defining # of Block Rows and # of Block Columns

```
int num_blocks_ROWS = NUM_ROWS / ROWS_block_size + 1;
int num_blocks_COLS = NUM_COLS / COLS_block_size + 1;
```

- # of Blocks we have & # of Threads we have:

```
dim3 block(COLS_block_size, ROWS_block_size, 1);
dim3 grid(num_blocks_COLS, num_blocks_ROWS, 1);
```

of Element Columns (decided from total Elements 'N')


of Element Columns we set per Column Block

Fancy way of writing cell(NUM_COLS / COLS_block_size)

of Blocks

of Threads

```
// matrix_add.cu
// ... (CUDA code for matrix addition) ...
```



4 threads per block or 2 threads per block here? Video says 2 threads per block

Relationship between warp and block (depends on threads per block)

- Fewer than 32 threads per block:
(Even if a block has fewer than 32 threads (say, 4 threads), the GPU still allocates a full warp (32 threads) for that block, but only the threads corresponding to your block are active while the remaining lanes remain inactive.
- Exactly 32 threads per block:
The block perfectly fits into one warp.
- More than 32 threads per block:
The block is divided into multiple warps. For example, if a block has 64 threads, it will be split into 2 warps.

```

40  // Allocate device memory for A
41  cudaCheck(cudaMalloc(&A, sizeof(float) * N * N));
42  A[0] = rand() % 100;
43  B[0] = rand() % 100;
44
45  // Allocate device memory for A
46  cudaCheck(cudaMalloc(&A, sizeof(float) * N * N));
47  cudaCheck(cudaMalloc(&B, sizeof(float) * N * N));
48  cudaCheck(cudaMalloc(&C, sizeof(float) * N * N));
49
50  // Transfer the matrices to the device
51  cudaCheck(cudaMemcpy(A, A, sizeof(float) * N * N, cudaMemcpyHostToDevice));
52  cudaCheck(cudaMemcpy(B, B, sizeof(float) * N * N, cudaMemcpyHostToDevice));
53
54  cudaEvent_t start_kernel, stop_kernel;
55  cudaCheck(cudaEventCreate(&start_kernel));
56  cudaCheck(cudaEventCreate(&stop_kernel));
57
58  cudaCheck(cudaEventRecord(start_kernel));
59
60  // Define the launch grid
61  int num_blocks_ROWS = (N * N) / (ROWS_BLOCK_SIZE * COLS_BLOCK_SIZE);
62  int num_blocks_COLS = (N * N) / (ROWS_BLOCK_SIZE * COLS_BLOCK_SIZE);
63  printf("Matrix A: %d, %d, %d will be processed by %d blocks of size (%d x %d) \n", N, N, N, num_blocks_ROWS, ROWS_BLOCK_SIZE, COLS_BLOCK_SIZE);
64  dim3 grid(num_blocks_ROWS, num_blocks_COLS, 1);
65  dim3 block(ROWS_BLOCK_SIZE, COLS_BLOCK_SIZE, 1);
66  // Run the kernel
67  cudaLaunchKernel(&kernel, grid, block, A, B, C, N);
68
69  // Check for launch errors
70  cudaCheck(cudaGetLastError());
71  cudaCheck(cudaEventRecord(stop_kernel));
72  cudaCheck(cudaEventSynchronize(stop_kernel));
73
74  // Calculate element-wise sum
75  float milliseconds_kernel = 0;
76  cudaCheck(cudaEventElapsedTime(&milliseconds_kernel, start_kernel, stop_kernel));
77  printf("Matrix A: Elapsed time: %f ms\n", milliseconds_kernel);
78
79  // Copy back the result from the device to the host
80  cudaCheck(cudaMemcpy(C, C, sizeof(float) * N * N, cudaMemcpyDeviceToHost));
81
82  // Free the memory on the device
83  cudaCheck(cudaFree(A));
84  cudaCheck(cudaFree(B));
85  cudaCheck(cudaFree(C));


```

Element ID expressions:

```


int row_index = blockIdx.y * blockDim.y + threadIdx.y;
int col_index = blockIdx.x * blockDim.x + threadIdx.x;

```



Tensor Layout (in CPU and GPU memory):

- Row-major layout:




Stride: tells how many elements to be skipped (including present element) to:

- o Go to the next row dimension (eg. 3 here)
- o Go to the next column dimension (eg. 1 here)

In summary:

- o we skip 3 elements to go to next row
- o we skip 1 element to go to next element in same row




Swapping Stride transposes matrix

In conclusion,

Stride is used for:

- o Indexing Tensor (pointer to starting element of physical location)
- o Allows reshaping Tensor for free
- o Allows Transposing: by swapping dims



Tensor Reshaping

Triton:

- Unlike CUDA (where we need to define how many Blocks and how many Threads per Block), Triton only needs # of Blocks (it decides # of Threads per Block on its own)

We tell what each Thread should do.

```

def add_kernel(x_ptr, y_ptr, out_ptr, n_elements):
    # We need to preallocate the output.
    out_ptr = torch.empty_like(x_ptr)
    assert x_ptr.is_contiguous() and y_ptr.is_contiguous() and out_ptr.is_contiguous()
    # The launch grid defines the number of kernel instances that run in parallel.
    # It is analogous to CUDA launch grids. It can be either Tuple[int], or Callable[GridSpec] -> Tuple[int].
    # In this case, we use a 2D grid where the size is the number of blocks.
    grid = triton.tensor_layout(n_elements, (BLOCK_SIZE, BLOCK_SIZE))
    # Each triton.tensor object is implicitly converted into a pointer to its first element.
    # - triton.tensor_layout can be combined with a launch grid to obtain a callable GPU kernel.
    # - triton.tensor_layout can be combined with a launch grid to obtain a callable GPU kernel.
    add_kernel_ptr(x_ptr, y_ptr, out_ptr, n_elements, BLOCK_SIZE, BLOCK_SIZE)
    # We return a tuple of (x_ptr, y_ptr, out_ptr, n_elements, BLOCK_SIZE, BLOCK_SIZE)
    # If we return a tuple of (x_ptr, y_ptr, out_ptr, n_elements, BLOCK_SIZE, BLOCK_SIZE)
    # If we return a tuple of (x_ptr, y_ptr, out_ptr, n_elements, BLOCK_SIZE, BLOCK_SIZE)
    return out_ptr

```

Vector addition example

- # of blocks = ceil(n_elements, block_size)

But here, block size is not # of Threads per block (unlike CUDA)
It is: # of Data Elements each block processes (in CUDA, assumption is: 1 thread per data element in the same cycle, that's not the assumption here)

- Unlike Pytorch, Triton does not take entire vectors just as they are (full matrices, broadcasting etc operations). It takes the POINTER to the 1st Data Element of that vector in memory. We have to compute the indices for the vectors from the Pointer (to the 1st data element).

```

import torch
import triton
import triton.language as tl

@triton.jit
def add_kernel(x_ptr, y_ptr, out_ptr, n_elements):
    # We need to preallocate the output.
    out_ptr = torch.empty_like(x_ptr)
    assert x_ptr.is_contiguous() and y_ptr.is_contiguous() and out_ptr.is_contiguous()
    # The launch grid defines the number of kernel instances that run in parallel.
    # It is analogous to CUDA launch grids. It can be either Tuple[int], or Callable[GridSpec] -> Tuple[int].
    # In this case, we use a 2D grid where the size is the number of blocks.
    grid = triton.tensor_layout(n_elements, (BLOCK_SIZE, BLOCK_SIZE))
    # Each triton.tensor object is implicitly converted into a pointer to its first element.
    # - triton.tensor_layout can be combined with a launch grid to obtain a callable GPU kernel.
    # - triton.tensor_layout can be combined with a launch grid to obtain a callable GPU kernel.
    add_kernel_ptr(x_ptr, y_ptr, out_ptr, n_elements, BLOCK_SIZE, BLOCK_SIZE)
    # We return a tuple of (x_ptr, y_ptr, out_ptr, n_elements, BLOCK_SIZE, BLOCK_SIZE)
    # If we return a tuple of (x_ptr, y_ptr, out_ptr, n_elements, BLOCK_SIZE, BLOCK_SIZE)
    # If we return a tuple of (x_ptr, y_ptr, out_ptr, n_elements, BLOCK_SIZE, BLOCK_SIZE)
    return out_ptr

```

Pointer to 1st element of vector 'x'

Pointer to 1st element of vector 'y'

Pointer to 1st element of vector 'output'

The Block_ID (CUDA) equivalent for triton is program_id

FlashAttention2 forward pass:

Algorithm 1 FlashAttention2 forward pass
Requires: $Q \in \mathbb{R}^{n_q \times d_q}$, $K \in \mathbb{R}^{n_k \times d_k}$, $V \in \mathbb{R}^{n_v \times d_v}$, $W_Q \in \mathbb{R}^{d_q \times d_k}$, $W_K \in \mathbb{R}^{d_k \times d_v}$, $W_V \in \mathbb{R}^{d_v \times d_v}$
Returns: $O \in \mathbb{R}^{n_q \times d_v}$

PyTorch operations:

- Always derived from torch.autograd.Function
- Operations like Softmax, ReLU, etc. are always implemented as torch.autograd.Function

Causal vs Non-causal Attention:

- Causal (Masked):
 - o Token can ONLY attend to itself and tokens BEFORE it in the sequence, NOT any tokens AFTER it

FlashAttention2 forward pass:

```

Algorithm 1 FLASHATTENTION-2 Forward Pass
Require: Matrices  $Q, K, V \in \mathbb{R}^{L \times d}$  in HBM, block sizes  $B_r, B_c$ 
1: Divide  $Q$  into  $T_r = \lceil \frac{L}{B_r} \rceil$  blocks  $Q_1, \dots, Q_{T_r}$  of size  $B_r \times d$  each, and divide  $K, V$  in to  $T_r = \lceil \frac{L}{B_r} \rceil$  blocks  $K_1, \dots, K_{T_r}$  and  $V_1, \dots, V_{T_r}$  of size  $B_r \times d$  each.
2: Divide the output  $O \in \mathbb{R}^{L \times d}$  into  $T_r$  blocks  $O_1, \dots, O_{T_r}$  of size  $B_r \times d$  each, and divide the logit  $l \in \mathbb{R}^{L \times 1}$  into  $T_r$  blocks  $l_1, \dots, l_{T_r}$  of size  $B_r \times 1$  each.
3: For  $i = 1$  to  $T_r$  do
4:   Load  $Q_i$  from HBM to on-chip SRAM.
5:   On-chip compute  $O_i^{(0)} = \text{softmax}(Q_i K_i^T / \sqrt{d})$  (Matmul  $\times \sqrt{d}$ ),  $\text{logit}_i = \text{logit}_i + Q_i V_i^T$  (Matmul  $\times \sqrt{d}$ ).
6:   For  $j = 1$  to  $T_r$  do
7:     Load  $K_j, V_j$  from HBM to on-chip SRAM.
8:     On-chip compute  $O_i^{(j)} = Q_i K_j^T \times O_i^{(j-1)}$  (Matmul  $\times \sqrt{d}$ ).
9:   end for
10:  On-chip compute  $O_i = \text{softmax}(O_i^{(T_r)})$  (Matmul  $\times \sqrt{d}$ ).
11:  On-chip compute  $l_i = \text{logit}_i + O_i V_i^T$  (Matmul  $\times \sqrt{d}$ ).
12:  Store  $O_i$  to HBM and store  $l_i$  to HBM.
13: end for
14: Return  $O, l$ 

```

PyTorch operations:

- Always derived from torch.autograd.Function
- Operations like Softmax, ReLU, etc. are always implemented as torch.autograd.Function
- The operations should provide two methods:
 - forward(): for forward pass, should compute Outputs of the operation
 - backward(): for backward pass, should compute gradients of Loss wrt inputs of the operation

Causal vs Non-causal Attention:

- Causal (Masked):
 - Token can ONLY attend to itself and tokens BEFORE it in the sequence, NOT any tokens AFTER it
 - Prevents cheating in generative models (future tokens shouldn't inform current predictions)
 - Usage: Autoregressive settings (eg: language generation)
 - Math: For token at index i , attention to tokens at index $j > i$ is zeroed out. Eg: if you have Q, K^T , you mask out the upper-right region (where $j > i$)
- Non-causal (Bidirectional):
 - Lets EVERY token attend to EVERY position in the sequence, including future ones
 - Usage: machine translation (encoder), BERT-style, not generating text one token at a time but learning bidirectional context
 - Math: no masking applied

Parallelizations that can be made in this algo:

- Q (Queries) loop [1st for loop, outermost]:
 - 1 kernel works on 1 Q iteration, and inside it works on all K iterations.
 - Next kernel works on next Q iteration, and inside it on all K iterations.
 - Above algo is for a single Head and a single Sequence:
 - Can parallelize for each Sequence
 - Can parallelize for each Head in each Sequence (as each Sequence can have multiple Heads)
- Effectively, what we're doing:
Parallelize each Sequence (in a Batch of Sequences) -> inside each sequence, parallelize each Head -> inside each Head, parallelize each Query Block (Q)
- So, total # of triton programs (in triton, the name for kernel is program) running in parallel = $BATCH_SIZE \times NUM_OF_HEADS \times (SEQ_LEN / BLOCK_SIZE_Q)$

During backward pass, we need to softmax AGAIN, for that we need:

- Normalization Factor
- Max over rows term

As we don't want to compute these AGAIN, we save both terms during forward pass into L_i , And use them during backward pass



Umar's implementation:

- Not implemented in FP8, FP8 is faster actually on new GPUs
- FlashAttention backward pass implemented for Causal AND Non-causal Attention, while Triton website only gives Causal
- Explicit use of Softmax scale done where needed
- Tips:
 - If want to learn Triton optimizations: check Triton documentation

FlashAttention2 Backward pass:

- What's needed:
- Normalization Factor, Row Max (we already have this from the Forward Pass' $m_i + \log(l_i)$ term)
 - PyTorch's Autograd
 - How to compute Gradients, Jacobians


Jacobians and Gradients



Algorithm 2 FLASHATTENTION-2 Backward Pass

Require: Matrices $Q, K, V, O, dO \in \mathbb{R}^{N \times d}$ in HBM, block sizes B_r, B_c .

- Divide Q into $T_r = \lceil \frac{N}{B_r} \rceil$ blocks Q_1, \dots, Q_{T_r} of size $B_r \times d$ each, and divide K, V in to $T_r = \lceil \frac{N}{B_r} \rceil$ blocks K_1, \dots, K_{T_r} and V_1, \dots, V_{T_r} of size $B_r \times d$ each.
- Divide O into T_r blocks O_1, \dots, O_{T_r} of size $B_r \times d$ each, divide dO into T_r blocks dO_1, \dots, dO_{T_r} of size $B_r \times d$ each, and divide L into T_r blocks L_1, \dots, L_{T_r} of size B_r each.
- Initialize $dQ = (0)_{N \times d}$ in HBM and divide it into T_r blocks dQ_1, \dots, dQ_{T_r} of size $B_r \times d$ each. Divide $dK, dV \in \mathbb{R}^{N \times d}$ in to T_r blocks dK_1, \dots, dK_{T_r} and dV_1, \dots, dV_{T_r} of size $B_r \times d$ each.
- Compute $D = \text{rowsum}(dO \circ O) \in \mathbb{R}^d$ (pointwise multiply), write D to HBM and divide it into T_r blocks D_1, \dots, D_{T_r} of size B_r each.
- for $1 \leq j \leq T_r$ do
- Load K_j, V_j from HBM to on-chip SRAM.
- Initialize $dK_j = (0)_{B_r \times d}, dV_j = (0)_{B_r \times d}$ on SRAM.
- for $1 \leq i \leq T_r$ do
- Load $Q_i, O_i, dO_i, dQ_i, L_i, D_i$ from HBM to on-chip SRAM.
- On chip, compute $S_i^{(j)} = Q_i K_j^T \in \mathbb{R}^{B_r \times B_r}$.
- On chip, compute $P_i^{(j)} = \exp(S_i^{(j)} - L_i) \in \mathbb{R}^{B_r \times B_r}$.
- On chip, compute $dV_j \leftarrow dV_j + (P_i^{(j)})^T dO_i \in \mathbb{R}^{B_r \times d}$.
- On chip, compute $dK_j \leftarrow dK_j + dO_i V_j^T \in \mathbb{R}^{B_r \times d}$.
- On chip, compute $dS_i^{(j)} = P_i^{(j)} \circ (dP_i^{(j)} - D_i) \in \mathbb{R}^{B_r \times B_r}$.
- Load dQ_i from HBM to SRAM, then on chip, update $dQ_i \leftarrow dQ_i + dS_i^{(j)} K_j \in \mathbb{R}^{B_r \times d}$, and write back to HBM.
- On chip, compute $dK_j \leftarrow dK_j + dS_i^{(j)} Q_i \in \mathbb{R}^{B_r \times d}$.
- end for
- Write dK_j, dV_j to HBM.
- end for
- Return dQ, dK, dV .



So, for Jacobian [dy/dx]:

- derivative of Y 's First row with X ' First row gives an output, but Y 's First row with all other X 's rows gives ZERO
 - Hence, Jacobian turns out to be quite sparse
- Also, Jacobian: can be very large, possible that it won't fit into GPU RAM

Can be shown (notebook) that:

Downstream Gradient wrt input = Upstream Gradient wrt output * Weight.T

Similarly,

Downstream Gradient wrt weight = Input.T * Upstream Gradient wrt output

$$\frac{\partial \phi}{\partial x} = \frac{\partial \phi}{\partial y} \cdot \frac{\partial y}{\partial x} = \frac{\partial \phi}{\partial y} \cdot W^T = [N, 0]$$

in place of Jacobian

$$\frac{\partial \phi}{\partial W} = X^T \cdot \frac{\partial \phi}{\partial y} = [D, M]$$

$$\begin{bmatrix} a_{11} & a_{12} & a_{13} \end{bmatrix} \times \begin{bmatrix} b_{11} & b_{12} & b_{13} & b_{14} \\ b_{21} & b_{22} & b_{23} & b_{24} \\ b_{31} & b_{32} & b_{33} & b_{34} \end{bmatrix} = 0$$

(N, 1) (3, 4) (N, 4)

$$a_1 = \begin{bmatrix} a_{11}b_{11} + a_{12}b_{21} + a_{13}b_{31} \\ a_{11}b_{12} + a_{12}b_{22} + a_{13}b_{32} \\ a_{11}b_{13} + a_{12}b_{23} + a_{13}b_{33} \\ a_{11}b_{14} + a_{12}b_{24} + a_{13}b_{34} \end{bmatrix}$$

$$a_1 = a_{11}b_{11} + a_{12}b_{21} + a_{13}b_{31} = \sum_{j=1}^3 a_{1j}b_{j1}$$

(2)

FlashAttention1 Backward Pass algorithm

Require: Matrices $\mathbf{Q}, \mathbf{K}, \mathbf{V}, \mathbf{O}$, $\mathbf{dO} \in \mathbb{R}^{N \times d}$ in HBM, vectors $\mathbf{f}, \mathbf{m} \in \mathbb{R}^N$ in HBM, on-chip SRAM of size M , softmax scaling constant $\tau \in \mathbb{Z}$, masking function Mask , dropout probability p_{drop} , pseudo-random number generator state \mathbf{R} from the forward pass.

- Set the pseudo-random number generator state to \mathbf{R} .
- Set block sizes $B_r = \lfloor \frac{M}{r} \rfloor$, $B_c = \min(\lfloor \frac{M}{c} \rfloor, d)$.
- Divide \mathbf{Q} into $T_r = \lceil \frac{N}{B_r} \rceil$ blocks $\mathbf{Q}_1, \dots, \mathbf{Q}_{T_r}$ of size $B_r \times d$ each, and divide \mathbf{K}, \mathbf{V} in to $T_c = \lceil \frac{d}{B_c} \rceil$ blocks $\mathbf{K}_1, \dots, \mathbf{K}_{T_c}$ and $\mathbf{V}_1, \dots, \mathbf{V}_{T_c}$ of size $B_c \times d$ each.
- Divide \mathbf{O} into T_r blocks $\mathbf{O}_1, \dots, \mathbf{O}_{T_r}$ of size $B_r \times d$ each, divide \mathbf{dO} into T_r blocks $\mathbf{dO}_1, \dots, \mathbf{dO}_{T_r}$ of size $B_r \times d$ each, divide \mathbf{f} into T_r blocks $\mathbf{f}_1, \dots, \mathbf{f}_{T_r}$ of size B_r each, divide \mathbf{m} into T_r blocks $\mathbf{m}_1, \dots, \mathbf{m}_{T_r}$ of size B_r each.
- Initialize $\mathbf{dQ} = 10 \times \mathbf{f}_{\text{sd}}$ in HBM and divide it into T_r blocks $\mathbf{dQ}_1, \dots, \mathbf{dQ}_{T_r}$ of size $B_r \times d$ each. Initialize $\mathbf{dK} = 10 \times \mathbf{f}_{\text{sd}}$, $\mathbf{dV} = 10 \times \mathbf{f}_{\text{sd}}$ in HBM and divide \mathbf{dK}, \mathbf{dV} in to T_c blocks $\mathbf{dK}_1, \dots, \mathbf{dK}_{T_c}$ and $\mathbf{dV}_1, \dots, \mathbf{dV}_{T_c}$ of size $B_c \times d$ each.
- for $1 \leq i \leq T_r$ do
- Load $\mathbf{K}_i, \mathbf{V}_i$ from HBM to on-chip SRAM
- Initialize $\mathbf{dK}_i = 10 \times \mathbf{f}_{\text{sd}}$, $\mathbf{dV}_i = 10 \times \mathbf{f}_{\text{sd}}$ on SRAM.
- for $1 \leq j \leq T_c$ do
- Load $\mathbf{Q}, \mathbf{dQ}, \mathbf{dQ}_i, \mathbf{f}_i, \mathbf{m}_i$ from HBM to on-chip SRAM
- On chip, compute $\mathbf{S}_{ij} = \mathbf{Q} \mathbf{K}_j^T \in \mathbb{R}^{B_r \times B_c}$.
- On chip, compute $\mathbf{S}_{ij}^{\text{masked}} = \text{Mask}(\mathbf{S}_{ij})$.
- On chip, compute $\mathbf{P}_{ij} = \text{diag}(\mathbf{f}_i)^{-1} \exp(\mathbf{S}_{ij}^{\text{masked}} - \mathbf{m}_i) \in \mathbb{R}^{B_r \times B_c}$.
- On chip, compute dropout mask $\mathbf{Z}_{ij} \in \mathbb{R}^{B_r \times B_c}$ where each entry has value $\frac{1}{1-p_{\text{drop}}}$ with probability $1-p_{\text{drop}}$ and value 0 with probability p_{drop} .
- On chip, compute $\mathbf{P}_{ij}^{\text{masked}} = \mathbf{P}_{ij} \odot \mathbf{Z}_{ij}$ (pointwise multiply).
- On chip, compute $\mathbf{dV}_j \leftarrow \mathbf{dV}_j + (\mathbf{P}_{ij}^{\text{masked}})^T \mathbf{dQ}$, $\mathbf{dQ} \in \mathbb{R}^{B_r \times d}$.
- On chip, compute $\mathbf{dP}_{ij}^{\text{masked}} = \mathbf{dQ} \mathbf{V}_j^T \in \mathbb{R}^{B_r \times B_c}$.
- On chip, compute $\mathbf{dP}_{ij}^{\text{masked}} \leftarrow \mathbf{dP}_{ij}^{\text{masked}} \odot \mathbf{Z}_{ij}$ (pointwise multiply).
- On chip, compute $\mathbf{D}_i = \text{rowsum}(\mathbf{dO}_i \odot \mathbf{O}_i) \in \mathbb{R}^{B_r}$.
- On chip, compute $\mathbf{dS}_{ij} = \mathbf{P}_{ij} \odot (\mathbf{dP}_{ij}^{\text{masked}} - \mathbf{D}_i) \in \mathbb{R}^{B_r \times B_c}$.
- Write $\mathbf{dQ} \leftarrow \mathbf{dQ} + \mathbf{rdS}_{ij}, \mathbf{K}_j \in \mathbb{R}^{B_c \times d}$ to HBM.
- On chip, compute $\mathbf{dK}_j \leftarrow \mathbf{dK}_j + \mathbf{rdS}_{ij}^T \mathbf{Q}_i \in \mathbb{R}^{B_c \times d}$.
- end for
- Write $\mathbf{dK}_i \leftarrow \mathbf{dK}_i, \mathbf{dV}_i \leftarrow \mathbf{dV}_i$ to HBM.
- end for

Umar's Implementation:
Works with both Causal as well as Non-causal Attention

Outer Loop thru all K and V blocks

Inner loop thru all Q blocks

- Inner for Loop split into 2 parts, as otherwise HBM needs to be written to at every Inner Loop iteration -> too costly
- Split like:
 - Each dq depends upon Loops over Ks:
 - Fix Q block, loop over all KV blocks
 - Each dk depends upon Loops over Qs:
 - Fix K block, loop over all Q blocks
- To compute dq and dk vectors, need \mathbf{D}_i :

$$dQ_i = \sum_{j=1}^{T_c} dS_{ij} k_j = \sum_{j=1}^{T_c} P_{ij} (dP_{ij} - D_i) k_j = \sum_{j=1}^{T_c} \frac{e^{d_i^T k_j}}{L_i} (dQ_i^T v_j - D_i) k_j$$

$$dK_j = \sum_{i=1}^{T_r} dS_{ij} q_i = \sum_{i=1}^{T_r} P_{ij} (dP_{ij} - D_i) q_i = \sum_{i=1}^{T_r} \frac{e^{d_i^T k_j}}{L_i} (dQ_i^T v_j - D_i) q_i$$

where \mathbf{D}_i is:

$$D_i = P_{ij}^T dP_{ij} = \sum_{j=1}^{T_c} \left(\frac{e^{d_i^T k_j}}{L_i} \right) dQ_i^T v_j = dQ_i^T \sum_{j=1}^{T_c} \frac{e^{d_i^T k_j}}{L_i} v_j = dQ_i^T o_i$$

So effectively, we:

- Calculate \mathbf{D}_i
- Calculate dq
- Calculate dk
- Fix Q, loop over all KV
- Fix K, loop over all Q

Triton Autotuning:

- Triton does Thread Coarsening for us, unlike CUDA, based on:
 - Block size
 - Number of Warps
- But, we need to give Triton like:

```

@triton.autotune(
    triton.Config(
        {"BLOCK_SIZE_Q": BLOCK_SIZE_Q, "BLOCK_SIZE_KV": BLOCK_SIZE_KV},
        num_stages=num_stages,
        num_warps=num_warps,
    ),
    for BLOCK_SIZE_Q in (64, 128)
    for BLOCK_SIZE_KV in (32, 64)
    for num_stages in (1, 4, 8)
    for num_warps in (2, 4)
)
key=("SEQ_LEN", "HEAD_DIM")

```

Have to try various configs for BLOCK_SIZE based on what works best (heuristic) based on timing

Triton runs a config for each pair of SEQ_LEN and HEAD_DIM, choosing the best throughput running in least amount of time

Software Pipelining:

- Piece of code that can be parallelized

Imagine you have a for loop

```

for i = 1 to N
  A = Load(...)
  B = Load(...)
  C = A * B
  store(...)

```

spawn
spawn another
Check if both spawns are done before doing matmul

- If done sequentially, above code does not make optimal use of GPU

We parallelize like:



Conditions:

- Parallelization can be done using 'async' operations
- More memory needed for this as SRAM needs to hold more memory:
 - When Compute Unit does MM1, at the same time step (3rd time step):
 - Reads for two matrices (RDA2 and RDB2) are already done
 - Reads for two matrices are half done already (RDA3)
- Num of iterations of for loop have to be MUCH GREATER THAN num of Stages of software pipeline (4 stages in example above: [RDA, RDB, MM, WR])
- # Iterations in loop >>> # stages in software pipeline, for pipelining to work well

Credit:

- hkproj/triton-flash-attention: <https://github.com/hkproj/triton-flash-attention>
- Tri Dao et. al (2022) FlashAttention: Fast and Memory-Efficient Exact Attention with IO-Awareness. arXiv:2205.14135
- Tri Dao (2023) FlashAttention-2: Faster Attention with Better Parallelism and Work Partitioning. arXiv:2307.08691
- Basics on NVIDIA GPU Hardware Architecture, NASA: https://www.nasa.gov/hqcc/support/4b/basics-on-nvidia-gpu-hardware-architecture_704.html#:~:text=Memory%20access%20latency%20is%20lower,227%20KB%20of%20shared%20memory,accessed%2022
- USC EE508 Hardware Foundations of ML Notes

Disclaimer:

This document contains personal study notes and summaries related to hkproj/triton-flash-attention. These notes are not my original work and are not intended to claim credit for the source material. All rights, authorship, and intellectual property belong to the respective original creators.