

# Programmable Precision References

The TL431, A, B integrated circuits are three–terminal programmable shunt regulator diodes. These monolithic IC voltage references operate as a low temperature coefficient zener which is programmable from  $V_{\text{ref}}$  to 36 V with two external resistors. These devices exhibit a wide operating current range of 1.0 mA to 100 mA with a typical dynamic impedance of 0.22  $\Omega$ . The characteristics of these references make them excellent replacements for zener diodes in many applications such as digital voltmeters, power supplies, and op amp circuitry. The 2.5 V reference makes it convenient to obtain a stable reference from 5.0 V logic supplies, and since the TL431, A, B operates as a shunt regulator, it can be used as either a positive or negative voltage reference.

- Programmable Output Voltage to 36 V
- Voltage Reference Tolerance: ±0.4%, Typ @ 25°C (TL431B)
- Low Dynamic Output Impedance, 0.22 Ω Typical
- Sink Current Capability of 1.0 mA to 100 mA
- Equivalent Full-Range Temperature Coefficient of 50 ppm/°C Typical
- Temperature Compensated for Operation over Full Rated Operating Temperature Range
- Low Output Noise Voltage


#### ORDERING INFORMATION

Device	Operating Temperature Range	Package
TL431CLP, ACLP, BCLP		TO-92
TL431CP, ACP, BCP	$T_A = 0^{\circ} \text{ to } +70^{\circ}\text{C}$	Plastic
TL431CDM, ACDM, BCDM		Micro-8
TL431CD, ACD, BCD		SOP-8
TL431ILP, AILP, BILP		TO-92
TL431IP, AIP, BIP	T. = 40° to 185°C	Plastic
TL431IDM, AIDM, BIDM	$T_A = -40^{\circ} \text{ to } +85^{\circ}\text{C}$	Micro-8
TL431ID, AID, BID		SOP-8

# TL431, A, B Series

# PROGRAMMABLE PRECISION REFERENCES

SEMICONDUCTOR TECHNICAL DATA



SOP–8 is an internally modified SO–8 package. Pins 2, 3, 6 and 7 are electrically common to the die attach flag. This internal lead frame modification decreases power dissipation capability when appropriately mounted on a printed circuit board. SOP–8 conforms to all external dimensions of the standard SO–8 package.

(Top View)

Reference

5 N/C

(SOP-8)


Cathode

N/C

# **Symbol**


# Reference (R) Anode (A)

# **Representative Block Diagram**



# **Representative Schematic Diagram**

Component values are nominal



This device contains 12 active transistors.

# **MAXIMUM RATINGS** (Full operating ambient temperature range applies, unless otherwise noted.)

Rating	Symbol	Value	Unit
Cathode to Anode Voltage	VKA	37	V
Cathode Current Range, Continuous	ΙK	-100 to +150	mA
Reference Input Current Range, Continuous	I <sub>ref</sub>	-0.05 to +10	mA
Operating Junction Temperature	TJ	150	°C
Operating Ambient Temperature Range TL431I, TL431AI, TL431BI TL431C, TL431AC, TL431BC	T <sub>A</sub>	-40 to +85 0 to +70	ပ္
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C
Total Power Dissipation @ T <sub>A</sub> = 25°C Derate above 25°C Ambient Temperature D, LP Suffix Plastic Package P Suffix Plastic Package DM Suffix Plastic Package	PD	0.70 1.10 0.52	W
Total Power Dissipation @ T <sub>C</sub> = 25°C  Derate above 25°C Case Temperature  D, LP Suffix Plastic Package  P Suffix Plastic Package	PD	1.5 3.0	W

NOTE: ESD data available upon request.

# **RECOMMENDED OPERATING CONDITIONS**

Condition	Symbol	Min	Max	Unit
Cathode to Anode Voltage	VKA	V <sub>ref</sub>	36	V
Cathode Current	١K	1.0	100	mA

# THERMAL CHARACTERISTICS

Characteristic	Symbol	D, LP Suffix Package	P Suffix Package	DM Suffix Package	Unit
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	178	114	240	°C/W
Thermal Resistance, Junction-to-Case	$R_{ heta JC}$	83	41	_	°C/W


# ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C, unless otherwise noted.)

			TL431I			TL431C			
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	
Reference Input Voltage (Figure 1)  VKA = V <sub>ref</sub> , I <sub>K</sub> = 10 mA	V <sub>ref</sub>							V	
$T_A = 25^{\circ}C$ $T_A = T_{low}$ to $T_{high}$ (Note 1)		2.44 2.41	2.495 –	2.55 2.58	2.44 2.423	2.495 –	2.55 2.567		
Reference Input Voltage Deviation Over Temperature Range (Figure 1, Notes 1, 2) VKA= Vref, IK = 10 mA	ΔV <sub>ref</sub>	_	7.0	_	_	3.0	_	mV	
Ratio of Change in Reference Input Voltage to Change in Cathode to Anode Voltage $I_K = 10 \text{ mA}$ (Figure 2),	$\frac{\Delta V_{ m ref}}{\Delta V_{ m KA}}$							mV/V	
$\Delta V_{KA} = 10 \text{ V to } V_{ref}$ $\Delta V_{KA} = 36 \text{ V to } 10 \text{ V}$		_ _	-1.4 -1.0	-2.7 -2.0	_ _	-1.4 -1.0	-2.7 -2.0		
Reference Input Current (Figure 2) $I_K = 10 \text{ mA}, R1 = 10 \text{ k}, R2 = \infty$	I <sub>ref</sub>							μΑ	
$T_A = 25$ °C $T_A = T_{low}$ to $T_{high}$ (Note 1)		_ _	1.8 -	4.0 6.5	- -	1.8 -	4.0 5.2		
Reference Input Current Deviation Over Temperature Range (Figure 2, Note 1, 4) I <sub>K</sub> = 10 mA, R1 = 10 k, R2 = ∞	ΔI <sub>ref</sub>	-	0.8	2.5	-	0.4	1.2	μА	
Minimum Cathode Current For Regulation $V_{KA} = V_{ref}$ (Figure 1)	I <sub>min</sub>	_	0.5	1.0	-	0.5	1.0	mA	
Off–State Cathode Current (Figure 3) V <sub>KA</sub> = 36 V, V <sub>ref</sub> = 0 V	l <sub>off</sub>	_	260	1000	-	2.6	1000	nA	
Dynamic Impedance (Figure 1, Note 3) $V_{KA} = V_{ref}, \Delta I_{K} = 1.0 \text{ mA to } 100 \text{ mA}$ $f \le 1.0 \text{ kHz}$	Z <sub>KA</sub>	_	0.22	0.5	_	0.22	0.5	Ω	

NOTES: 1. T<sub>IOW</sub> = -40°C for TL431AIP TL431AIP, TL431IP, TL431IP, TL431BID, TL431BIP, TL431BIP, TL431AIDM, TL431IDM, TL431BIDM = 0°C for TL431ACP, TL431ACP, TL431CP, TL431CP, TL431CD, TL431ACD, TL431BCD, TL431BCP, TL431BCDM, TL431BCDM, TL431BCDM

Thigh = +85°C for TL431AIP, TL431AILP, TL431IP, TL431IP, TL431BID, TL431BIP, TL431BIP, TL431BIDM, TL431AIDM, TL431AIDM, TL431BIDM = +70°C for TL431ACP, TL431ACP, TL431ACP, TL431ACD, TL431BCP, TL431BCP, TL431BCP, TL431CDM, TL431ACDM, TL431BCDM

2. The deviation parameter ΔV<sub>ref</sub> is defined as the difference between the maximum and minimum values obtained over the full operating ambient temperature range that applies.



The average temperature coefficient of the reference input voltage,  $\alpha V_{ref}$  is defined as:

$$V_{ref} \stackrel{ppm}{\stackrel{\circ}{C}} = \frac{\left(\frac{\Delta \, V_{ref}}{V_{ref} \, @ \, 25 \, ^{\circ}{C}}\right) \times \, 10^{6}}{\Delta \, T_{A}} = \frac{\Delta \, \, V_{ref} \, \times \, 10^{6}}{\Delta \, T_{A} \, \, (V_{ref} \, @ \, 25 \, ^{\circ}{C})}$$

 $\alpha V_{\mbox{ref}} \mbox{ can be positive or negative depending on whether } V_{\mbox{ref}} \mbox{ Min or } V_{\mbox{ref}} \mbox{ Max occurs at the lower ambient temperature. (Refer to Figure 6.)}$ 

Example :  $\Delta \rm V_{ref} = 8.0~mV$  and slope is positive,

$$V_{ref} = 0.0 \text{ mV}$$
 and slope is positive,  
 $V_{ref} = 0.008 \times 10^6$   
 $V_{ref} = 0.008 \times 10^6$ 

3. The dynamic impedance ZKA is defined as  $|Z_{KA}| = \frac{\Delta \ V_{KA}}{\Delta \ I_{K}}$ 

When the device is programmed with two external resistors, R1 and R2, (refer to Figure 2) the total dynamic impedance of the circuit is defined as:

$$|Z_{KA}'| \approx |Z_{KA}| \left(1 + \frac{R1}{R2}\right)$$


# ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C, unless otherwise noted.)

			TL431A	I	-	ΓL431A	•		TL431B		
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Reference Input Voltage (Figure 1) $V_{KA} = V_{ref}, I_{K} = 10 \text{ mA}$ $T_{A} = 25^{\circ}\text{C}$ $T_{A} = T_{low} \text{ to } T_{high}$	V <sub>ref</sub>	2.47 2.44	2.495 –	2.52 2.55	2.47 2.453	2.495 -	2.52 2.537	2.483 2.475	2.495 2.495	2.507 2.515	V
Reference Input Voltage Deviation Over Temperature Range (Figure 1, Notes 1, 2) V <sub>KA</sub> = V <sub>ref,</sub> I <sub>K</sub> = 10 mA	ΔV <sub>ref</sub>	-	7.0	_	_	3.0	_	_	3.0	-	mV
Ratio of Change in Reference Input Voltage to Change in Cathode to Anode Voltage $I_K = 10$ mA (Figure 2), $\Delta V_{KA} = 10$ V to $V_{ref}$ $\Delta V_{KA} = 36$ V to 10 V	$\frac{\Delta V_{ref}}{\Delta V_{KA}}$	_	-1.4 -1.0	-2.7 -2.0	_ _	-1.4 -1.0	-2.7 -2.0		-1.4 -1.0	-2.7 -2.0	mV/V
Reference Input Current (Figure 2) $I_{K} = 10 \text{ mA}, R1 = 10 \text{ k}, R2 = \infty$ $T_{A} = 25^{\circ}\text{C}$ $T_{A} = T_{low} \text{ to } T_{high} \text{ (Note 1)}$	Δl <sub>ref</sub>	_ _	1.8	4.0 6.5	- -	1.8	4.0 5.2	_ _	1.1	2.0 4.0	μА
Reference Input Current Deviation Over Temperature Range (Figure 2, Note 1) I <sub>K</sub> = 10 mA, R1 = 10 k, R2 = ∞	Δl <sub>ref</sub>	-	0.8	2.5	_	0.4	1.2	-	0.4	1.2	μА
Minimum Cathode Current For Regulation $V_{KA} = V_{ref}$ (Figure 1)	I <sub>min</sub>	-	0.5	1.0	_	0.5	1.0	_	0.5	1.0	mA
Off–State Cathode Current (Figure 3) $V_{KA} = 36 \text{ V}, V_{ref} = 0 \text{ V}$	l <sub>off</sub>	-	260	1000	_	260	1000	_	230	500	nA
Dynamic Impedance (Figure 1, Note 3) $V_{KA} = V_{ref},  \Delta I_{K} = 1.0  \text{mA to } 100  \text{mA} \\ f \leq 1.0  \text{kHz}$	IZKAI	-	0.22	0.5	-	0.22	0.5	_	0.14	0.3	Ω

NOTES: 1.  $T_{\text{low}} = -40^{\circ}\text{C}$  for TL431AIP TL431AIP, TL431IP, TL431IP, TL431BID, TL431BIP, TL431BIP, TL431AIDM, TL431IDM, TL431BIDM = 0°C for TL431ACP, TL431ACP, TL431CP, TL431CP, TL431CD, TL431ACD, TL431BCP, TL431BCP, TL431BCP, TL431CDM,

Thigh= +85°C for TL431AIP, TL431AILP, TL431IP, TL431ILP, TL431BID, TL431BIP, TL431BIP, TL431IDM, TL431AIDM, TL431AIDM = +70°C for TL431ACP, TL431ACLP, TL431CP, TL431ACD, TL431BCD, TL431BCP, TL431BCP, TL431CDM, TL431ACDM, TL431BCDM

2. The deviation parameter  $\Delta V_{\mbox{ref}}$  is defined as the difference between the maximum and minimum values obtained over the full operating ambient temperature range that applies.



The average temperature coefficient of the reference input voltage,  $\alpha V_{ref}$  is defined as:

$$V_{ref} \frac{ppm}{^{\circ}C} = \frac{\left(\frac{\Delta V_{ref}}{V_{ref} @ 25^{\circ}C}\right) \times 10^{6}}{\Delta T_{A}} = \frac{\Delta V_{ref} \times 10^{6}}{\Delta T_{A} (V_{ref} @ 25^{\circ}C)}$$

 $\alpha V_{\mbox{ref}} \mbox{ can be positive or negative depending on whether } V_{\mbox{ref}} \mbox{ Min or } V_{\mbox{ref}} \mbox{ Max occurs at the lower ambient temperature. (Refer to Figure 6.)}$ 

Example : 
$$\Delta V_{ref} = 8.0$$
 mV and slope is positive,  $V_{ref} = 25^{\circ}\text{C} = 2.495 \text{ V}$ ,  $\Delta T_{A} = 70^{\circ}\text{C}$   $\Delta V_{ref} = \frac{0.008 \times 10^{6}}{70 \text{ (2.495)}} = 45.8 \text{ ppm/}^{\circ}\text{C}$ 

3. The dynamic impedance Z<sub>KA</sub> is defined as  $|Z_{KA}| = \frac{\Delta \ V_{KA}}{\Delta \ I_{K}}$ 


When the device is programmed with two external resistors, R1 and R2, (refer to Figure 2) the total dynamic impedance of the circuit is defined as:


$$|Z_{KA}'| \approx |Z_{KA}| \left(1 + \frac{R1}{R2}\right)$$

Figure 1. Test Circuit for  $V_{KA} = V_{ref}$ 

Figure 2. Test Circuit for  $V_{KA} > V_{ref}$ 

Figure 3. Test Circuit for Ioff









Figure 5. Cathode Current versus **Cathode Voltage** 800  $I_K$ , CATHODE CURRENT (  $\mu A$ ) 600 ~, VKA IMin lΚ 400 200 0 -20<u>0</u>1.0 2.0 3.0 V<sub>KA</sub>, CATHODE VOLTAGE (V)










Figure 8. Change in Reference Input Voltage versus Cathode Voltage  $\Delta V_{
m ref}$ , REFERENCE INPUT VOLTAGE (mV)  $I_K = 10 \text{ mA}$  $T_A = 25^{\circ}C$ -8.0 -16 Input o-vvv- $\overline{\psi}\, \widetilde{I}_K$ R1 -24 R2 -32<u>L</u> 20 30 V<sub>KA</sub>, CATHODE VOLTAGE (V)












Figure 14. Pulse Response T<sub>A</sub> = 25°C 3.0 Input Monitor 220 Output VOLTAGE SWING (V) Output 2.0 Pulse Generator f = 100 kHz 1.0 Gnd 0 Input ō 4.0 8.0 12 16 20 t, TIME (µs)

Figure 15. Stability Boundary Conditions 140 A)  $V_{KA} = V_{ref}$ B)  $V_{KA} = 5.0 \text{ V}$  @  $I_{K} = 10 \text{ mA}$ C)  $V_{KA} = 10 \text{ V}$  @  $I_{K} = 10 \text{ mA}$ D)  $V_{KA} = 15 \text{ V}$  @  $I_{K} = 10 \text{ mA}$ 120 IK, CATHODE CURRENT (mA) 100  $T_A = 25^{\circ}C$ 80 Stable 60 40 20 0 LLL 100 pF 1000 pF  $0.01 \, \mu F$ 1.0 μF 10 μF C<sub>L</sub>, LOAD CAPACITANCE

Figure 16. Test Circuit For Curve A of Stability Boundary Conditions





Figure 17. Test Circuit For Curves B, C, And D of Stability Boundary Conditions



# **TYPICAL APPLICATIONS**

Figure 18. Shunt Regulator




Figure 19. High Current Shunt Regulator




Figure 20. Output Control for a Three-Terminal Fixed Regulator




Figure 22. Constant Current Source




Figure 24. TRIAC Crowbar




Figure 21. Series Pass Regulator




Figure 23. Constant Current Sink




Figure 25. SRC Crowbar





Figure 26. Voltage Monitor



L.E.D. indicator is 'on' when V+ is between the upper and lower limits.

$$\begin{aligned} \text{Lower Limit} &= \left(1 \, + \frac{R1}{R2}\right) \, V_{\text{ref}} \\ \text{Upper Limit} &= \left(1 \, + \frac{R3}{R4}\right) \, V_{\text{ref}} \end{aligned}$$

Figure 27. Single–Supply Comparator with Temperature–Compensated Threshold




Figure 28. Linear Ohmmeter




Figure 29. Simple 400 mW Phono Amplifier





Figure 30. High Efficiency Step-Down Switching Converter



Test	Conditions	Results
Line Regulation	$V_{in} = 10 \text{ V to } 20 \text{ V}, I_0 = 1.0 \text{ A}$	53 mV (1.1%)
Load Regulation	$V_{in} = 15 \text{ V}, I_0 = 0 \text{ A to } 1.0 \text{ A}$	25 mV (0.5%)
Output Ripple	V <sub>in</sub> = 10 V, I <sub>o</sub> = 1.0 A	50 mVpp P.A.R.D.
Output Ripple	$V_{in} = 20 \text{ V}, I_0 = 1.0 \text{ A}$	100 mVpp P.A.R.D.
Efficiency	V <sub>in</sub> = 15 V, I <sub>o</sub> = 1.0 A	82%

# TL431, A, B Series APPLICATIONS INFORMATION

The TL431 is a programmable precision reference which is used in a variety of ways. It serves as a reference voltage in circuits where a non-standard reference voltage is needed. Other uses include feedback control for driving an optocoupler in power supplies, voltage monitor, constant current source, constant current sink and series pass regulator. In each of these applications, it is critical to maintain stability of the device at various operating currents and load capacitances. In some cases the circuit designer can estimate the stabilization capacitance from the stability boundary conditions curve provided in Figure 15. However, these typical curves only provide stability information at specific cathode voltages and at a specific load condition. Additional information is needed to determine the capacitance needed to optimize phase margin or allow for process variation.

A simplified model of the TL431 is shown in Figure 31. When tested for stability boundaries, the load resistance is 150  $\Omega$ . The model reference input consists of an input transistor and a dc emitter resistance connected to the device anode. A dependent current source, Gm, develops a current whose amplidute is determined by the difference between the 1.78 V internal reference voltage source and the input transistor emitter voltage. A portion of Gm flows through compensation capacitance, Cp2. The voltage across Cp2 drives the output dependent current source, Go, which is connected across the device cathode and anode.

Model component values are:

 $V_{ref} = 1.78 V$ 

 $Gm = 0.3 + 2.7 \exp(-I_{C}/26 \text{ mA})$ 

where IC is the device cathode current and Gm is in mhos

Go = 1.25 (
$$V_{CD}$$
2) µmhos.

Resistor and capacitor typical values are shown on the model. Process tolerances are  $\pm 20\%$  for resistors,  $\pm 10\%$  for capacitors, and  $\pm 40\%$  for transconductances.

An examination of the device model reveals the location of circuit poles and zeroes:

P1 = 
$$\frac{1}{2\pi} \frac{1}{R_{GM} C_{P1}} = \frac{1}{2\pi * 1.0 M * 20 pF} = 7.96 \text{ kHz}$$

$$P2 = \frac{1}{2\pi R_{P2}C_{P2}} = \frac{1}{2\pi * 10 M * 0.265 pF} = 60 \text{ kHz}$$

$$Z1 = \frac{1}{2\pi R_{71}C_{P1}} = \frac{1}{2\pi * 15.9 \text{ k} * 20 \text{ pF}} = 500 \text{ kHz}$$

In addition, there is an external circuit pole defined by the load:

$$P_{L} = \frac{1}{2\pi R_{I} C_{I}}$$

Also, the transfer dc voltage gain of the TL431 is:

$$G = G_M R_{GM} GoR_L$$

Example 1:

 $\rm I_{\sc C} = 10$  mA,  $\rm R_{\sc L} = 230~\Omega, \sc C_{\sc L} = 0.$  Define the transfer gain.

The DC gain is:

$$G = G_{M}R_{GM}GoR_{L} =$$

$$(2.138)(1.0 \text{ M})(1.25 \text{ }\mu)(230) = 615 = 56 \text{ dB}$$

$$Loop gain = G \frac{8.25 \text{ k}}{8.25 \text{ k} + 15 \text{ k}} = 218 = 47 \text{ dB}$$

The resulting transfer function Bode plot is shown in Figure 32. The asymptotic plot may be expressed as the following equation:

$$Av = 615 \frac{\left(\frac{1+jf}{500 \text{ kHz}}\right)}{\left(\frac{1+jf}{8.0 \text{ kHz}}\right)\left(\frac{1+jf}{60 \text{ kHz}}\right)}$$

The Bode plot shows a unity gain crossover frequency of approximately 600 kHz. The phase margin, calculated from the equation, would be 55.9 degrees. This model matches the Open–Loop Bode Plot of Figure 12. The total loop would have a unity gain frequency of about 300 kHz with a phase margin of about 44 degrees.

Figure 31. Simplified TL431 Device Model





Figure 32. Example 1 Circuit Open Loop Gain Plot



#### Example 2.

 $I_C=7.5$  mA,  $R_L=2.2~k\Omega,\,C_L=0.01~\mu\text{F}.$  Cathode tied to reference input pin. An examination of the data sheet stability boundary curve (Figure 15) shows that this value of load capacitance and cathode current is on the boundary. Define the transfer gain.

The DC gain is:

$$G = G_M R_{GM} GoR_L =$$
(2.323)(1.0 M)(1.25  $\mu$ )(2200) = 6389 = 76 dB


The resulting open loop Bode plot is shown in Figure 33. The asymptotic plot may be expressed as the following equation:

Av = 615 
$$\frac{\left(\frac{1 + jf}{500 \text{ kHz}}\right)}{\left(\frac{1 + jf}{8.0 \text{ kHz}}\right)\left(\frac{1 + jf}{60 \text{ kHz}}\right)\left(\frac{1 + jf}{7.2 \text{ kHz}}\right)}$$

Note that the transfer function now has an extra pole formed by the load capacitance and load resistance.

Note that the crossover frequency in this case is about 250 kHz, having a phase margin of about -46 degrees. Therefore, instability of this circuit is likely.

Figure 33. Example 2 Circuit Open Loop Gain Plot




With three poles, this system is unstable. The only hope for stabilizing this circuit is to add a zero. However, that can only be done by adding a series resistance to the output capacitance, which will reduce its effectiveness as a noise filter. Therefore, practically, in reference voltage applications, the best solution appears to be to use a smaller value of capacitance in low noise applications or a very large value to provide noise filtering and a dominant pole rolloff of the system.

# **OUTLINE DIMENSIONS**

# **LP SUFFIX**

PLASTIC PACKAGE CASE 29–04 (TO-92) ISSUE AE





#### NOTES:

- NOTES:


  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.


  2. CONTROLLING DIMENSION: INCH.

  3. CONTOUR OF PACKAGE BEYOND DIMENSION R IS UNCONTROLLED.

  4. DIMENSION F APPLIES BETWEEN P AND L. DIMENSION D AND J. APPLY BETWEEN L AND K MINIMUM. LEAD DIMENSION IS UNCONTROLLED IN P AND BEYOND DIMENSION K MINIMUM.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.175	0.205	4.45	5.20
В	0.170	0.210	4.32	5.33
O	0.125	0.165	3.18	4.19
O	0.016	0.022	0.41	0.55
F	0.016	0.019	0.41	0.48
G	0.045	0.055	1.15	1.39
Н	0.095	0.105	2.42	2.66
۲	0.015	0.020	0.39	0.50
Κ	0.500		12.70	
Г	0.250		6.35	
N	0.080	0.105	2.04	2.66
Р		0.100		2.54
R	0.115		2.93	
٧	0.135		3.43	






- NOTES:
  1. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
  2. PACKAGE CONTOUR OPTIONAL (ROUND OR SQUARE CORNERS).
  3. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.40	10.16	0.370	0.400
В	6.10	6.60	0.240	0.260
С	3.94	4.45	0.155	0.175
D	0.38	0.51	0.015	0.020
F	1.02	1.78	0.040	0.070
G	2.54	BSC	0.100	BSC
Н	0.76	1.27	0.030	0.050
J	0.20	0.30	0.008	0.012
K	2.92	3.43	0.115	0.135
L	7.62	BSC	0.300	BSC
M		10°		10°
N	0.76	1.01	0.030	0.040


# **OUTLINE DIMENSIONS**



- NOTES:
  6. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  7. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A DOES NOT INCLUDE MOLD FLASH,
   PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

  DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR
- PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	2.90	3.10	0.114	0.122
В	2.90	3.10	0.114	0.122
С		1.10	_	0.043
D	0.25	0.40	0.010	0.016
G	0.65	BSC	0.026	BSC
Н	0.05	0.15	0.002	0.006
J	0.13	0.23	0.005	0.009
K	4.75	5.05	0.187	0.199
L	0.40	0.70	0.016	0.028



- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

  2. DIMENSIONS ARE IN MILLIMETER.

  3. DIMENSION D AND E DO NOT INCLUDE MOLD DESCRIPTION OF THE PERSON DESCRIPTION OF THE PERSON DESCRIPTION OF THE PERSON DE
- PROTRUSION.

  4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- 5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 TOTAL IN EXCESS OF THE B DIMENSION AT MAXIMUM MATERIAL

	MILLIMETERS					
DIM	MIN	MAX				
Α	1.35	1.75				
A1	0.10	0.25				
В	0.35	0.49				
С	0.19	0.25				
D	4.80	5.00				
E	3.80	4.00				
е	1.27	BSC				
Н	5.80	6.20				
h	0.25	0.50				
L	0.40	1.25				
θ	0 °	7 °				