




## ZX81 Edge Connector




## Clock Divider




## PSG




## IC Decoupling




## Address Decoding with DIP Switch Options for PSG select addresses of A4,5 and 6 to allow up to 3 PSG's for up to 9 channel sound




## Unused Gates



## Audio Mixer and Filter



## Logic Power



Channel A is Left  
Channel B is right  
Channel C (normally noise) is mixed

BDIR	BC1	IOREQ	XX0FH	INACTIVE
0	0	/IORD	XX0FH	READ PSG
0	1	/IOWR	XX0FH	WRITE PSG
1	1	/IOWR	XX0FH	LATCH ADDRESS

XX0FH = 0FH = 00001111  
XXDFH = DFH = 10001111

Sheet: /  
File: JONZON-X-81.kicad\_sch

Title: JONZON-X-81

Size: A4 Date: 2025-08-01

KiCad E.D.A. 9.0.3

Rev: 1.0

Id: 1/1