# 电子科技大学

2018年《数字逻辑设计与应用》

# TL 信号频率测试计

课程名称:数字逻辑设计与应用

学院名称: 光电科学与工程

学生姓名:李宁 张孟迪

学 号: 2016050201017

2016050202014

指导教师:周鹰

# 目录

<b>一</b> 、	课题描述3
_,	初步构想3
三、	原理框图 · · · · · · · · 3
四、	模块概述及仿真3
五、	实际检测······6
六、	具体程序代码6
七、	关于课程设计细节介绍 ······6
八、	出现问题7
九、	关于误差的简单思考 ······7
十、	总结······7
+-	-、附录7
+_	1、参考资料45

# 一、课题描述

设计一 TTL 频率检测计, 要求:

- 1、用 basys 2 板实现(时钟 50MHZ)
- 2、频率范围 0.1~999999.9HZ
- 3、用四个七段数码管分双档显示,并具备自动换挡功能,数码管尽量显示更精确的数字。
  - 4、用 VHDL、Verilog 两种硬件描述语言实现。
  - 5、给出正确的功能和时序仿真图。

# 二、初步构想

- 1、根据测频率的原理,采用在一已知时间 t0 内,记录待测信号  $clock\_text$  上升沿的个数 N,则 f=N/t0,t0 可以用 Basys 2 开发板上自带时钟 50MHZ 分频之后产生,为了检测的方便性,我们将精度降低为 1HZ (原因见七),t0 取 1s (在 1s 内记录待测信号上升沿的个数)。
- 2、整个工程分为时钟产生模块 two\_clk (分频 clock\_led 200HZ (用于数码管显示)、clock\_con 1HZ (产生控制信号模块的输入时钟))、

控制信号产生模块 contro (产生清零 clear、使能 enable (控制开始记录上升沿)、锁存 latch 信号)、

上升沿记录模块 counter\_all (记录待测信号 clock\_text 上升沿的个数,产生六位记录结果 led  $0^5$ )、

锁存模块 latch (产生档位信号 D1, D2、小数点位置信号 DP\_1 $^{\circ}$ 3、四位锁存结果 latch  $0^{\circ}$ 3)、

显示模块 seg (产生显示信号 L、片选信号 N)。

3、利用另一块开发板产生测试时钟。

# 三、原理框图




图 1

# 四、模块概述及仿真

1、时钟产生模块 two clk

1)、简介

输入时钟 clock 为 50MHZ, 分频至 200HZ (clock led) 用于数码管显示, 1HZ

用于控制信号产生模块的时钟输入。

# 2)、仿真波形图。

clock




图 2

clock\_con




图 3

 $clock\_led$ 




图 4

# 2、控制信号产生模块 contro

# 1)、简介

使能有效时间为整个周期 1s (上升沿记录),经过半个周期 0.5s 后,锁存信号 latch 和清零信号 clear 有效

# 2)、仿真波形图




图 5

# 3、上升沿记录模块 counter\_all

# 1)、简介

假想有6个数码管记录上升沿,从左向右依次为十万、万、千、百、十、个位,在此模块调用子模块counter\_one,实现计数满十进一的功能,并且暂时保存现有计数直到锁存,共调用6次,子模块分别为U3、U4、U5、U6、U7、U8。

# 2)、仿真波形图 (待测信号为 1HZ)




图 6

# 4、锁存模块 latch

# 1)、简介

将记录模块记录的数据锁存到 latch\_0~3, 并且输出档位信号 D1、D2 和小数点位置信号 DP 1~3。

# 2)、仿真波形图 (待测信号为 1HZ)




图 7

# 5、显示模块 seg

# 1)、简介

利用锁存模块产生的小数点位置信号  $DP_1^3$  和两个译码模块 BCD、BCD1(最低位小数点常灭)产生数码管显示信号 L 和片选信号 N。

# 2)、仿真波形图 (待测信号为 1HZ)




图 8

# 6、测试频率产生模块

1)、测试频率对应关系

档位					KHZ			
测试频率	961.5	714.2	500.0	301.2	100.0	50.00	10.00	1.000
对应倍率	52	70	100	166	500	1000	5000	50000
倍率/2	26	35	50	83	250	500	2500	25000
对应引脚	B2	A3	J3	B5	C6	B6	C5	В7
实际测试结果	928.1	696.1	491.3	298.3	99.83	50.02	10.02	1.003
档位	HZ							
测试频率	961.0	714.0	500.0	301.0	100.0	050.0	010.0	001.0
对应倍率	52000	70000	100000	166000	500000	1000000	5000000	50000000
倍率/2	26000	35000	50000	83000	250000	500000	2500000	25000000
对应引脚	A9	B9	A10	C9	C12	A13	C13	D12
实际测试结果	964.0	716.0	501.0	302.0	100.0	050.0	010.0	001.0

图 9

# 2) 仿真波形图




图 10

# 五、实际检测

# 1KHZ 如下图




图 11

# 六、具体程序代码

详见附录

# 七、关于课程设计细节介绍

# 1、为什么将精度修改为 1HZ?

因为如果要准确测量 0.1HZ 的频率,此方案需要 10 秒钟,不利于测试,无意义。

# 2、为什么加复位按键?

由于在程序中未给一些关键信号赋初值,故从仿真的角度考虑加一个复位信号便于 仿真时赋初值。

- 3、为什么没有仿真改进纠错过程介绍? 错误太多太杂,并且很多已经忘记。
- 4、为何不提供时序仿真图? 时序仿真欲观察的信号不如功能仿真易于寻找。

5、本课程设计采用 VHDL 文件为顶层文件、基于 VHDL 原理图为顶层文件、 Verilog 文件为顶层文件三种方式,两种语言。

# 八、出现问题

# place&route 不通过, clock\_text 的分配(C6 引脚)违反了约束规则

ERROR:Place:1018 - A clock IOB / clock component pair have been found that are not placed at an optimal clock IOB / clock site pair. The clock component <XLXN\_8\_BUFGP/BUFG> is placed at site <BUFGMUX\_X1Y11>. The IO component <XLXN\_8> is placed at site <C6>. This will not allow the use of the fast path between the IO and the Clock buffer. If this sub optimal condition is acceptable for this design, you may use the CLOCK\_DEDICATED\_ROUTE constraint in the .ucf file to demote this message to a WARNING and allow your design to continue. However, the use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design. A list of all the COMP.PINs used in this clock placement rule is listed below. These examples can be used directly in the .ucf file to override this clock rule.

#### 图 12

clock site pair. The clock component <XLXN 8 BUFGP/BUFG> is placed at site <BUFGMUX X1Y11>. The IO component <XLXN 8> is placed at site <C6>. not allow the use of the fast path between the IO and the Clock buffer. If this sub optimal condition is acceptable for this design, you may use CLOCK DEDICATED ROUTE constraint in the .ucf file to demote this message to a WARNING and allow your design to continue. However, the use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design. A list of all the COMP. PINs used in this clock placement rule is listed below. These examples can be used directly in the .ucf file to override this clock rule.

< NET "XLXN 8" CLOCK DEDICATED ROUTE = FALSE; >

## 解决办法:

将错误提示的最后一条语句添加到 ucf 文件中即可(去掉括号)。

# 九、关于误差的简单思考

在一定的已知时间 t0 内,上升沿测量个数最多和最少差别为 1。

# 十、总结

本次课程设计基本完成预先提出的要求,仅有一项为了测试的便利降低了精度,但这并 不代表不能完成, 只是完成没有任何意义。

按要求,用了两种硬件描述语言来完成课程设计,加深了对 Verilog 语言的理解,更重 要的是初步了解 Verilog 与 VHDL 语言的一些区别。

# 十一、附录

1、VHDL 代码

1)、HZ6

\_\_\_\_\_\_

```
-- Company:
-- Engineer:
-- Create Date: 03:11:48 06/21/2018
-- Design Name:
-- Module Name: HZ5 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
__
_____
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity HZ6 is
   Port ( clock : in STD LOGIC;
         reset : in std logic;
        clock text : in std logic;
        D1 : out STD LOGIC;
        D2 : out STD LOGIC;
        N : out STD LOGIC VECTOR (3 downto 0);
        L : out STD LOGIC VECTOR (7 downto 0));
end HZ6;
```

```
architecture Behavioral of HZ6 is
_____
signal
clock con t,clock led t,clear t,enable t,latch t,D1 t,D2 t,DP 1 t,D
P 2 t, DP 3 t,
     clock_t,clock_text_t,reset_t : std_logic;
signal
led_0_t,led_1_t,led_2_t,led_3_t,led_4_t,led_5_t,led_6_t,latch_0_t,l
atch 1 t, latch 2 t,
     latch 3 t,N t : std logic vector(3 downto 0);
signal L t: std logic vector(7 downto 0);
_____
component two_clk is
  Port ( clock : in STD LOGIC; --50MHZ
         reset : in std logic;
        clock_con : OUT STD LOGIC; --控制时钟0.1HZ
        clock led : OUT STD LOGIC);--显示时钟200HZ
end component;
_____
component contro is
  Port ( clock con : in STD LOGIC;
         reset : in std logic;
       clear : out STD LOGIC;
       enable : out STD LOGIC;
        latch : out STD LOGIC);
end component;
_____
component counter all is
  Port ( clock_text : in STD_LOGIC;
       clear : in STD LOGIC;
       enable : in STD LOGIC;
       led 1 : out STD LOGIC VECTOR (3 downto 0);
       led 2 : out STD LOGIC VECTOR (3 downto 0);
       led_3 : out STD_LOGIC_VECTOR (3 downto 0);
       led 4 : out STD LOGIC VECTOR (3 downto 0);
       led 5 : out STD LOGIC VECTOR (3 downto 0);
       led 0 : out STD LOGIC VECTOR (3 downto 0));
end component;
_____
component latch is
  Port ( latch : in STD LOGIC;
        D1 : out STD_LOGIC; --分档 (LED是否亮)
          D2 : out STD_LOGIC;
          DP 1 : OUT STD LOGIC; --小数点的确定
```

```
DP 2 : OUT STD LOGIC;
            DP 3 : OUT STD LOGIC;
         led 0 : in STD LOGIC VECTOR (3 downto 0);
         led 1 : in STD LOGIC VECTOR (3 downto 0);
         led 2 : in STD LOGIC VECTOR (3 downto 0);
         led_3 : in STD_LOGIC_VECTOR (3 downto 0);
         led 4 : in STD LOGIC VECTOR (3 downto 0);
         led 5 : in STD LOGIC VECTOR (3 downto 0);
         latch 0 : out STD LOGIC VECTOR (3 downto 0);
         latch 1 : out STD LOGIC VECTOR (3 downto 0);
         latch 2 : out STD LOGIC VECTOR (3 downto 0);
         latch 3 : out STD LOGIC VECTOR (3 downto 0)
           );
end component;
component seq is
   Port ( clock led : in STD LOGIC;
         1 0 : in STD LOGIC VECTOR (3 downto 0);
         1 1 : in STD LOGIC VECTOR (3 downto 0);
         1 2 : in STD LOGIC VECTOR (3 downto 0);
         1 3 : in STD LOGIC VECTOR (3 downto 0);
         DP 1 : in STD LOGIC;
         DP 2 : in STD LOGIC;
         DP 3 : in STD LOGIC;
          L: out std logic vector (7 downto 0);
            N: out STD LOGIC VECTOR (3 downto 0)
end component;
begin
clock t<=clock;</pre>
clock text t<=clock text;</pre>
reset t<=reset;</pre>
T1:two_clk port map (clock_t,reset_t,clock_con_t,clock_led_t);
T2:contro port map (clock con t, reset t, clear t, enable t, latch t);
T3:counter all port map
(clock text t,clear t,enable t,led 1 t,led 2 t,led 3 t,led 4 t,led
5_t,
                    led 0 t);
T4:latch port map (latch_t,D1_t,D2_t,DP_1_t,DP_2_t,DP_3_t,
              led 0 t,led 1 t,led 2 t,led 3 t,led 4 t,led 5 t,
              latch 0 t,latch 1 t,latch 2 t,latch 3 t);
T5:seq port map
(clock led t, latch 0 t, latch 1 t, latch 2 t, latch 3 t, DP 1 t, DP 2 t,
```

# 2), two\_clk

```
-- Company:
-- Engineer:
-- Create Date: 22:13:38 06/20/2018
-- Design Name:
-- Module Name: two clk - Behavioral
-- Project Name:
-- Target Devices:
-- Tool versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
_____
_____
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
```

```
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity two clk is
   Port ( clock : in STD_LOGIC; --50MHZ
          reset : in std logic;
         clock con : OUT STD LOGIC; --控制时钟1HZ
         clock_led : OUT STD LOGIC);--显示时钟200HZ
end two_clk;
architecture Behavioral of two clk is
signal s0,s1: std logic;
signal counters: std logic vector (16 downto 0);
signal counter1: std logic vector (24 downto 0);
_____
begin
process(clock,reset)
 begin
 if reset='1' then
   s0<='0';
   counters<="0000000000000000";
    else
   if (clock'event and clock ='1') then
      counters<=counters+1;</pre>
        if (counters="11110100001001000") then --片选200HZ
        s0<=not s0;
          counters<="0000000000000000";
       end if;
    end if;
 end if;
end process;
process(clock,reset)
 begin
 if reset='1' then
   s1<='0';
    counter1<="0000000000000000000000000000";
    else
   if (clock'event and clock ='1') then
      counter1<=counter1+1;</pre>
        if (counter1="10111111010111100001000000") then --控制信号
1HZHZ
        s1<=not s1;
```

```
counter1<="000000000000000000000000;
end if;
end if;
end if;
end process;
clock_led<=s0;
clock_con<=s1;
end Behavioral;</pre>
```

## 3), contro

```
-- Company:
-- Engineer:
-- Create Date: 22:51:10 06/20/2018
-- Design Name:
-- Module Name: control - Behavioral
-- Project Name:
-- Target Devices:
-- Tool versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
_____
_____
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
```

```
--library UNISIM;
--use UNISIM.VComponents.all;
entity contro is
   Port ( clock con : in STD LOGIC;
          reset : in std_logic;
         clear : out STD LOGIC;
         enable : out STD_LOGIC;
         latch : out STD LOGIC);
end contro;
architecture Behavioral of contro is
signal t1,t2:std_logic;
begin
process(clock_con,t1,t2,reset)
 begin
 if reset='1' then
   t1<='1';
   t2<='0';
    else
   if clock con'event and clock con='1' then
       t1<=not t1;
    end if;
    if clock_con'event and clock_con='0' then
      t2<=not t2;
       end if;
 end if;
end process;
enable<=t1;
latch<=t2;</pre>
clear<=(not clock con) and (not t1) and (t2);</pre>
end Behavioral;
```

## 4) counter\_all

```
-- Design Name:
-- Module Name: counter all - Behavioral
-- Project Name:
-- Target Devices:
-- Tool versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity counter all is
   Port ( clock text : in STD LOGIC;
        clear : in STD LOGIC;
        enable : in STD LOGIC;
        led_1 : out STD_LOGIC_VECTOR (3 downto 0);
        led 2 : out STD LOGIC VECTOR (3 downto 0);
        led 3 : out STD LOGIC VECTOR (3 downto 0);
        led 4 : out STD LOGIC VECTOR (3 downto 0);
        led_5 : out STD_LOGIC_VECTOR (3 downto 0);
        led 0 : out STD LOGIC VECTOR (3 downto 0));
end counter all;
architecture Behavioral of counter_all is
component counter_one is
Port (
```

```
clock_con_one: in std_logic;
      clear : in STD LOGIC;
     c in : in STD LOGIC;
     c out : out STD LOGIC;
     s : out STD LOGIC VECTOR (3 downto 0)
      );
end component counter one;
signal c_out_0,c_out_1,c_out_2,c_out_3,c_out_4,c_out_5,c_out_6:
std logic;--½øÎ»Êä³ö
begin
U3:counter one port map(clock text, clear, enable, c out 0, led 0);
U4:counter one port map(clock text, clear, c out 0, c out 1, led 1);
U5:counter_one port map(clock_text,clear,c_out_1,c_out_2,led_2);
U6:counter one port map(clock_text,clear,c_out_2,c_out_3,led_3);
U7: counter one port map(clock text, clear, c out 3, c out 4, led 4);
U8:counter one port map(clock text, clear, c out 4, c out 5, led 5);
end Behavioral;
```

# 5), latch

```
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity latch is
   Port ( latch : in STD LOGIC;
          D1 : out STD LOGIC; --分档 (LED是否亮)
            D2 : out STD LOGIC;
            DP 1 : OUT STD LOGIC; --小数点的确定
            DP 2 : OUT STD LOGIC;
            DP 3 : OUT STD LOGIC;
         led 0 : in STD LOGIC VECTOR (3 downto 0);
         led 1 : in STD LOGIC VECTOR (3 downto 0);
         led 2 : in STD LOGIC VECTOR (3 downto 0);
         led 3 : in STD LOGIC VECTOR (3 downto 0);
         led 4 : in STD LOGIC VECTOR (3 downto 0);
         led 5 : in STD LOGIC VECTOR (3 downto 0);
         latch 0 : out STD LOGIC VECTOR (3 downto 0);
         latch 1 : out STD LOGIC VECTOR (3 downto 0);
         latch_2 : out STD_LOGIC_VECTOR (3 downto 0);
         latch 3 : out STD LOGIC VECTOR (3 downto 0)
           );
end latch;
architecture Behavioral of latch is
begin
process(latch)
 variable latch_led_0 : STD_LOGIC_VECTOR (3 downto 0);
 variable latch led 1 : STD LOGIC VECTOR (3 downto 0);
 variable latch led 2 : STD LOGIC VECTOR (3 downto 0);
 variable latch led 3 : STD LOGIC VECTOR (3 downto 0);
 variable latch led 4 : STD LOGIC VECTOR (3 downto 0);
 variable latch_led_5 : STD_LOGIC_VECTOR (3 downto 0);
 begin
```

```
if latch'event and latch='1' then
   latch led 0:=led 0;
     latch led 1:=led 1;
     latch led 2:=led 2;
     latch led 3:=led 3;
     latch_led_4:=led_4;
     latch led 5:=led 5;
     if latch_led_5="0000" then
        if latch led 4="0000" then
           if latch led 3="0000" then
              D1<='1';
              D2<='0';
              latch_0<="0000";
              latch 1<=latch led 0;</pre>
              latch 2<=latch led 1;</pre>
              latch 3<=latch led 2;</pre>
         DP 1<='0';</pre>
         DP 2<='1';
         DP 3<='1';
        else
              D1<='0';
              D2<='1';
              latch 0<=latch led 0;</pre>
              latch 1<=latch led 1;</pre>
              latch 2<=latch led 2;</pre>
              latch 3<=latch led 3;</pre>
         DP 1<='1';</pre>
         DP 2<='1';
         DP_3<='0';</pre>
       end if;
     else
            D1<='0';
            D2<='1';
            latch_0<=latch_led_1;</pre>
            latch 1<=latch led 2;</pre>
            latch 2<=latch led 3;</pre>
            latch 3<=latch led 4;</pre>
       DP 1<='1';</pre>
       DP 2<='0';
       DP 3<='1';
     end if;
      else
         D1<='0';
         D2<='1';
```

```
latch_0<=latch_led_2;
latch_1<=latch_led_3;
latch_2<=latch_led_4;
latch_3<=latch_led_5;

DP_1<='0';
DP_2<='1';
DP_3<='1';
end if;
end if;
end process;
end Behavioral;</pre>
```

# 6), seg

```
-- Company:
-- Engineer:
-- Create Date: 00:08:33 06/21/2018
-- Design Name:
-- Module Name: seg - Behavioral
-- Project Name:
-- Target Devices:
-- Tool versions:
-- Description:
--
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
_____
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
```

```
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity seg is
   Port ( clock led : in STD LOGIC;
        1 0 : in STD LOGIC VECTOR (3 downto 0);
        1 1 : in STD LOGIC VECTOR (3 downto 0);
        1 2 : in STD LOGIC VECTOR (3 downto 0);
        1 3 : in STD LOGIC VECTOR (3 downto 0);
        DP 1 : in STD LOGIC;
        DP 2 : in STD LOGIC;
        DP 3 : in STD LOGIC;
         L: out std logic vector (7 downto 0);
           N: out STD LOGIC VECTOR (3 downto 0)
           );
end seg;
architecture Behavioral of seg is
type state_type is (D1,C1,B1,A1);
signal sreg, snext: state type;
signal A,B,C,D: std logic vector (7 downto 0);
signal s0,s1,s2,s3 : std logic vector (3 downto 0);
component BCD port (
    DP: in std logic;
    A: out STD_LOGIC_VECTOR (7 downto 0);
      S: in STD LOGIC VECTOR (3 downto 0)
      );
end component;
component BCD1 port (
    A: out STD LOGIC VECTOR (7 downto 0);
      S: in STD LOGIC VECTOR (3 downto 0)
      );
end component;
_____
begin
process(clock led)
begin
 if clock_led'event and clock_led='1' then
   sreg <=snext;</pre>
```

```
end if;
end process;
process(sreg) -- "mV 200HZ
 begin
       case sreg is
          when A1 => snext <=B1;</pre>
          when B1 => snext <=C1;</pre>
          when C1 => snext <=D1;</pre>
          when D1 => snext <=A1;</pre>
          when others => snext <=A1;</pre>
       end case;
end process;
 s0<=l 0;
 s1<=1 1;
 s2<=1 2;
 s3<=1_3;
 U10:BCD1 port map (A,s0);
 U11:BCD port map (DP 1,B,s1);
 U12:BCD port map (DP_2,C,s2);
 U13:BCD port map (DP 3,D,s3);
 with sreq select
   L <= A when A1,
       B when B1,
       C when C1,
       D when D1;
 with sreg select
   N <= "1110" when A1,
        "1101" when B1,
        "1011" when C1,
        "0111" when D1;
end Behavioral;
```

# 7) counter\_one

```
-- Create Date:
                 23:02:26 06/20/2018
-- Design Name:
-- Module Name: counter one - Behavioral
-- Project Name:
-- Target Devices:
-- Tool versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
_____
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
USE IEEE.STD LOGIC UNSIGNED.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity counter one is
   Port (
          clock_con_one: in std_logic;
          clear : in STD_LOGIC;
         c in : in STD LOGIC;
         c out : out STD LOGIC;
         s : out STD LOGIC VECTOR (3 downto 0)
           );
end counter one;
architecture Behavioral of counter one is
signal counter: std logic vector(3 downto 0);
process(clear, clock con one)
```

```
begin
 if clear='1' then
   counter<="0000";
 else if clock con one'event and clock con one='1' then
       if c in='1' then
           if counter<"1001" then</pre>
               counter<=counter+1;</pre>
            else
              counter <= "0000";
            end if;
         else
         null;
         end if;
      end if;
 end if;
end process;
s<=counter;</pre>
c_out<='1' when c_in='1' and counter="1001" else '0';</pre>
end Behavioral;
```

## 8)、BCD

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity BCD is
port (
     DP: in std logic;
     A: out STD LOGIC VECTOR (7 downto 0);
       S: in STD LOGIC VECTOR (3 downto 0)
       );
end BCD;
architecture Behavioral of BCD is
begin
process (DP,S)
begin
  if DP='1' then
    case S is
                    --abcdefg DP
         when "0000" => A <= "00000011";</pre>
          when "0001" => A <= "10011111";</pre>
          when "0010" => A <= "00100101";
          when "0011" => A <= "00001101";</pre>
          when "0100" => A <= "10011001";</pre>
          when "0101" => A <= "01001001";</pre>
          when "0110" => A <= "01000001";
          when "0111" => A <= "00011111";
          when "1000" => A <= "00000001";</pre>
          when "1001" => A <= "00001001";
          when "1010" => A <= "111111101";</pre>
          when others => A <= "00000011";</pre>
     end case;
   else
    case S is
                      --abcdefg DP
         when "0000" => A <= "00000010";</pre>
          when "0001" => A <= "10011110";</pre>
```

```
when "0010" => A <= "00100100100";
when "0011" => A <= "000011000";
when "0100" => A <= "100110000";
when "0110" => A <= "0100100000";
when "0111" => A <= "010000000";
when "0111" => A <= "000011110";
when "1000" => A <= "000010000";
when "1001" => A <= "00001000";
when "1010" => A <= "111111100";
when "1010" => A <= "111111100";
when others => A <= "000000010";
end case;
end if;
end process;
end Behavioral;</pre>
```

## 9)、BCD1

```
-- Company:
-- Engineer:
-- Create Date: 20:53:07 05/10/2018
-- Design Name:
-- Module Name: BCD - Behavioral
-- Project Name:
-- Target Devices:
-- Tool versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
_____
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
```

```
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity BCD1 is
port (
     A: out STD LOGIC VECTOR (7 downto 0);
       S: in STD LOGIC VECTOR (3 downto 0)
       );
end BCD1;
architecture Behavioral of BCD1 is
begin
process(S)
 begin
   case S is
                 --abcdefg
       when "0000" => A <= "00000011";</pre>
        when "0001" => A <= "10011111";</pre>
        when "0010" => A <= "00100101";</pre>
        when "0011" => A <= "00001101";</pre>
        when "0100" => A <= "10011001";</pre>
        when "0101" => A <= "01001001";
        when "0110" => A <= "01000001";</pre>
        when "0111" => A <= "000111111";</pre>
        when "1000" => A <= "00000001";</pre>
        when "1001" => A <= "00001001";</pre>
        when "1010" => A <= "111111101";</pre>
        when others => A <= "00000011";</pre>
        end case;
end process;
end Behavioral;
```

# 10) text

```
-- Create Date: 00:37:31 06/22/2018
-- Design Name:
-- Module Name: D:/ISE project/HZ6/text.vhd
-- Project Name: HZ6
-- Target Device:
-- Tool versions:
-- Description:
-- VHDL Test Bench Created by ISE for module: HZ6
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- Notes:
-- This testbench has been automatically generated using types
std logic and
-- std logic vector for the ports of the unit under test. Xilinx
recommends
-- that these types always be used for the top-level I/O of a
design in order
-- to guarantee that the testbench will bind correctly to the post-
implementation
-- simulation model.
______
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--USE ieee.numeric std.ALL;
ENTITY text IS
END text;
ARCHITECTURE behavior OF text IS
   -- Component Declaration for the Unit Under Test (UUT)
   COMPONENT HZ6
   PORT (
```

```
clock : IN std logic;
       reset : IN std logic;
       clock text : IN std logic;
       D1 : OUT std logic;
       D2 : OUT std logic;
       N : OUT std_logic_vector(3 downto 0);
       L : OUT std logic vector (7 downto 0)
      );
   END COMPONENT;
  --Inputs
  signal clock : std_logic := '0';
  signal reset : std logic := '0';
  signal clock text : std logic := '0';
   --Outputs
  signal D1 : std logic;
  signal D2 : std logic;
  signal N : std logic vector(3 downto 0);
  signal L : std logic vector(7 downto 0);
  -- Clock period definitions
  constant clock period : time := 10 ns;
  constant clock text period : time := 10 ns;
BEGIN
   -- Instantiate the Unit Under Test (UUT)
  uut: HZ6 PORT MAP (
       clock => clock,
        reset => reset,
        clock_text => clock_text,
        D1 => D1,
        D2 => D2,
        N => N
        L => L
      );
  -- Clock process definitions
  clock process :process
  begin
       clock <= '0';
       wait for 10 ns;
```

```
clock <= '1';
       wait for 10 ns;
  end process;
  clock text process :process
  begin
      clock text <= '0';</pre>
       wait for 500 us;
       clock text <= '1';</pre>
       wait for 500 us;
  end process;
  -- Stimulus process
  stim proc: process
     begin
         reset<='1';
         wait for 1 ms;
         reset<='0';
         wait for 10000 ms;
  end process;
END;
```

# 2、Verilog 代码

## 1)、HZV

```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 15:20:28 07/04/2018
// Design Name:
// Module Name: HZV
// Project Name:
// Target Devices:
// Tool versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
```

```
// Additional Comments:
11
module HZV(
  input clock,
  input reset,
  input clock text,
  output D1,
  output D2,
  output [3:0] N,
  output [7:0] L
  );
wire
clock con t,clock led t,clear t,enable t,latch t,D1 t,D2 t,DP 1 t,D
P_2_t,DP_3_t,
    clock t,clock text t,reset t ;
wire [3:0]
led_0_t,led_1_t,led_2_t,led_3_t,led_4_t,led_5_t,led_6_t,latch_0_t,l
atch 1 t, latch 2 t,
    latch_3_t,N_t ;
wire [7:0] L t ;
assign clock t=clock;
assign clock text t=clock text;
assign reset t=reset;
two clk T1 (clock t, reset t, clock con t, clock led t);
contro T2 (clock_con_t,reset_t,clear_t,enable_t,latch_t);
counter all T3
(clock text t,clear t,enable t,led 1 t,led 2 t,led 3 t,led 4 t,led
5 t,
                 led 0 t);
latch T4 (latch_t,D1_t,D2_t,DP_1_t,DP_2_t,DP_3_t,
            led 0 t,led 1 t,led 2 t,led 3 t,led 4 t,led 5 t,
           latch 0 t,latch 1 t,latch 2 t,latch 3 t);
seq T5
(clock_led_t,latch_0_t,latch_1_t,latch_2_t,latch_3_t,DP_1_t,DP_2_t,
DP 3 t,
            L t,N t);
assign D1=D1 t;
assign D2=D2 t;
assign L=L t;
```

```
assign N=N_t;
endmodule
```

## 2), two clk

```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 16:17:39 07/04/2018
// Design Name:
// Module Name: two clk
// Project Name:
// Target Devices:
// Tool versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module two_clk(
  input clock,
  input reset,
  output clock con,
  output clock led
  );
reg s0,s1;
reg [16:0] counters;
reg [24:0] counter1;
always@(posedge clock or posedge reset)
 begin
  if (reset)
    begin
      s0 <= 1;
      counters<=17'b0 0000 0000 0000 0000;
```

```
end
  else
      begin
        counters<=counters+1;</pre>
          if (counters==17'b1 1110 1000 0100 1000) //--Tw200HZ
             begin
                s0<=!s0;
               counters<=17'b0_0000_0000_0000_0000;
            end
       end
 end
always@(posedge clock or posedge reset)
 begin
  if (reset)
     begin
       s1<=1;
       counter1<=25'b0 0000 0000 0000 0000 0000 0000;
      end
  else
    begin
       counter1<=counter1+1;</pre>
       if (counter1==25'b1 0111 1101 0111 1000 0100 0000) //--
HZڅ S1
          begin
            s1<=!s1;
            counter1<=25'b0_0000 0000 0000 0000 0000 0000;
           end
     end
 end
assign clock_led=s0;
assign clock_con=s1;
endmodule
```

## 3), contro

```
// Design Name:
// Module Name: contro
// Project Name:
// Target Devices:
// Tool versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module contro(
   input clock_con,
  input reset,
  output clear,
  output enable,
  output latch
  );
reg t1,t2;
always@(posedge clock con or posedge reset)
 begin
 if (reset)
   t1<=0;
 else t1<=!t1;
 end
always@(negedge clock con or posedge reset)
 begin
 if (reset)
   t2 <= 1;
 else t2<=!t1;
 end
assign enable=t1;
assign latch=t2;
assign clear=(!clock_con)&&(!t1)&&(t2);
endmodule
```

```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 18:43:58 07/04/2018
// Design Name:
// Module Name: counter all
// Project Name:
// Target Devices:
// Tool versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module counter all (
  input clock text,
  input clear,
  input enable,
  output [3:0] led 1,
  output [3:0] led 2,
  output [3:0] led 3,
  output [3:0] led 4,
  output [3:0] led 5,
  output [3:0] led 0
  );
wire c out 0,c out 1,c out 2,c out 3,c out 4,c out 5,c out 6;
counter one U3 (clock text,clear,enable,c out 0,led 0);
counter_one U4 (clock_text,clear,c_out_0,c_out_1,led_1);
counter one U5 (clock text,clear,c out 1,c out 2,led 2);
counter one U6 (clock text, clear, c out 2, c out 3, led 3);
counter one U7 (clock text,clear,c out 3,c out 4,led 4);
counter one U8 (clock text,clear,c out 4,c out 5,led 5);
endmodule
```

## 5), latch

```
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 18:52:35 07/04/2018
// Design Name:
// Module Name: latch
// Project Name:
// Target Devices:
// Tool versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module latch(
  input latch,
  output D1,
  output D2,
  output DP 1,
  output DP 2,
  output DP 3,
  input [3:0] led 0,
  input [3:0] led_1,
  input [3:0] led 2,
  input [3:0] led 3,
  input [3:0] led_4,
  input [3:0] led 5,
  output [3:0] latch 0,
  output [3:0] latch 1,
  output [3:0] latch 2,
  output [3:0] latch 3
  );
```

```
reg latch D1, latch D2, latch DP 1, latch DP 2, latch DP 3;
reg [3:0] latch latch 0, latch latch 1, latch latch 2, latch latch 3;
always@(posedge latch)
 begin
 if (led_5==4'b0000)
    if (led 4==4'b0000)
        if (led_3==4'b0000)
            begin
               latch D1<=1;
               latch D2 \le 0;
               latch latch 0<=4'b00000;
               latch_latch_1<=led_0;</pre>
               latch latch 2<=led 1;</pre>
               latch latch 3<=led 2;</pre>
                 latch DP 1<=0;
            latch_DP_2<=1;</pre>
            latch DP 3 \le 1;
              end
          else
            begin
                 latch_D1<=0;</pre>
                 latch D2 \le 1;
                 latch latch 0<=led 0;</pre>
                 latch latch 1<=led 1;</pre>
                 latch latch 2<=led 2;</pre>
                 latch latch 3<=led 3;</pre>
             latch DP 1<=1;
             latch_DP_2<=1;</pre>
             latch DP 3 \le 0;
             end
      else
        begin
            latch_D1<=0;
               latch D2 \le 1;
                latch latch 0<=led 1;</pre>
                latch latch 1<=led 2;</pre>
                latch_latch_2<=led_3;</pre>
                latch_latch_3<=led 4;</pre>
           latch DP 1<=1;
           latch DP 2<=0;
           latch DP 3 \le 1;
          end
  else
```

```
begin
        latch D1<=0;
           latch D2<=1;
           latch latch 0<=led 2;</pre>
           latch latch 1<=led 3;</pre>
           latch_latch_2<=led_4;</pre>
           latch latch 3<=led 5;</pre>
        latch DP 1<=0;
        latch DP 2<=1;
        latch DP 3<=1;</pre>
     end
 end
assign D1=latch D1;
assign D2=latch D2;
assign DP 1=latch DP 1;
assign DP 2=latch DP 2;
assign DP 3=latch DP 3;
assign latch 0=latch latch 0;
assign latch 1=latch latch 1;
assign latch 2=latch latch 2;
assign latch_3=latch_latch_3;
endmodule
```

#### 6), seg

```
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 19:41:12 07/04/2018
// Design Name:
// Module Name: seg
// Project Name:
// Target Devices:
// Tool versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
```

```
// Additional Comments:
11
module seg(
  input clock_led,
  input [3:0] 1 0,
  input [3:0] 1 1,
  input [3:0] 1 2,
  input [3:0] 1 3,
  input DP 1,
  input DP 2,
  input DP_3,
  output [7:0] L,
  output [3:0] N
reg [1:0] sreg=2'b00,
      snext=2'b01;
parameter [1:0] A1=2'b00,
         B1=2'b01,
             C1=2'b10,
             D1=2'b11;
reg [7:0] L0;
wire [7:0] A,B,C,D;
reg [4:0] N0;
always@(posedge clock led)
 sreg<=snext;</pre>
always@(sreg)
 begin
  case (sreg)
     A1: snext=B1;
    B1: snext=C1;
     C1: snext=D1;
     D1: snext=A1;
     default snext=A1;
   endcase
 end
BCD1 U10 (A,1 0);
BCD U11 (DP_1,B,l_1);
BCD U12 (DP 2,C,1 2);
```

```
BCD U13 (DP_3,D,1_3);
always@(sreg,A,B,C,D)
begin
  case (sreg)
     A1: L0<=A;
     B1: L0<=B;
     C1: L0<=C;
     D1: L0<=D;
     default L0<=A;</pre>
   endcase
end
always@(sreg)
begin
  case (sreg)
     A1: N0<=4'b1110;
     B1: N0<=4'b1101;
     C1: N0<=4'b1011;
     D1: N0<=4'b0111;
     default N0<=4'b1110;</pre>
   endcase
end
assign L=L0;
assign N=N0;
endmodule
```

## 7), counter\_one

```
// Dependencies:
11
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module counter one (
  input clock con one,
  input clear,
  input c in,
  output c_out,
  output [3:0] s
  );
reg [3:0] counter=4'd0000;
always@(posedge clock con one)
 begin
 if (clear)
   begin
    counter <= 4 'b0000;
    end
 else
  begin
     if (c_in)
       if (counter<4'b1001)</pre>
          begin
            counter<=counter+1;</pre>
           end
        else
          begin
            counter <= 4 'b 00000;
           end
   end
 end
assign s=counter;
assign c_out=(counter==4'b1001)&&c_in;
endmodule
```

```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 19:18:36 07/04/2018
// Design Name:
// Module Name: BCD
// Project Name:
// Target Devices:
// Tool versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module BCD(
  input DP,
  output [7:0] A,
  input [3:0] S
  );
reg [7:0] BA;
always@(DP,S)
 begin
  if (DP==1'b1)
     begin
       case (S) //abcdefg DP
         4'b0000: BA=8'b00000011;
         4'b0001: BA=8'b10011111;
         4'b0010: BA=8'b00100101;
         4'b0011: BA=8'b00001101;
         4'b0100: BA=8'b10011001;
         4'b0101: BA=8'b01001001;
         4'b0110: BA=8'b01000001;
         4'b0111: BA=8'b00011111;
         4'b1000: BA=8'b00000001;
```

```
4'b1001: BA=8'b00001001;
           4'b1010: BA=8'b111111101;
           default BA=8'b00000011;
          endcase
       end
    else
      begin
         case (S)
                    //abcdefg DP
           4'b0000: BA=8'b00000010;
           4'b0001: BA=8'b10011110;
           4'b0010: BA=8'b00100100;
           4'b0011: BA=8'b00001100;
           4'b0100: BA=8'b10011000;
           4'b0101: BA=8'b01001000;
           4'b0110: BA=8'b01000000;
           4'b0111: BA=8'b00011110;
           4'b1000: BA=8'b00000000;
           4'b1001: BA=8'b00001000;
           4'b1010: BA=8'b111111100;
           default BA=8'b00000010;
          endcase
       end
 end
assign A=BA;
endmodule
```

## 9)、BCD1

```
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module BCD1(
  output [7:0] A,
  input [3:0] S
  );
reg [7:0] BA;
always@(S)
 begin
   case (S)
            //abcdefg DP
     4'b0000: BA=8'b00000011;
     4'b0001: BA=8'b10011111;
     4'b0010: BA=8'b00100101;
     4'b0011: BA=8'b00001101;
     4'b0100: BA=8'b10011001;
     4'b0101: BA=8'b01001001;
     4'b0110: BA=8'b01000001;
     4'b0111: BA=8'b00011111;
     4'b1000: BA=8'b00000001;
     4'b1001: BA=8'b00001001;
     4'b1010: BA=8'b111111101;
     default BA=8'b00000011;
   endcase
 end
assign A=BA;
endmodule
```

## 10), text

```
//
// Create Date: 20:34:43 07/04/2018
// Design Name: HZV
// Module Name: D:/ISE project/HZV/text.v
// Project Name: HZV
// Target Device:
// Tool versions:
// Description:
// Verilog Test Fixture created by ISE for module: \ensuremath{\mathsf{HZV}}
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module text;
   // Inputs
   reg clock;
   reg reset;
   reg clock text;
   // Outputs
   wire D1;
   wire D2;
   wire [3:0] N;
   wire [7:0] L;
   // Instantiate the Unit Under Test (UUT)
   HZV uut (
      .clock(clock),
      .reset(reset),
      .clock_text(clock_text),
      .D1(D1),
      .D2(D2),
      .N(N),
      .L(L)
   );
```

```
initial begin
       // Initialize Inputs
      reset = 0;
      // Wait 100 ns for global reset to finish
       #1000000 reset=1;
       #1000000 reset=0;
   end
   always
    begin
      #10 clock=0;
      #10 clock=1;
     end
  always
    begin
      #500000 clock text=0;
      #500000 clock_text=1;
     end
endmodule
```

# 十二、参考资料

- 【1】数字设计原理与实践(原书第四版) 林生 葛红 金京林 译 机械工业出版社 2016年3月第7次印刷。
- 【2】FPGA/CPLD设计与实践教程 沈莉丽 卢家凰 张志立 编 中国电力出版社出版 2017年1月第一版。
- 【3】Verilog 经典教程 夏雨闻 著 北京航空航天大学出版社
- 【4】VHDL 数字电路设计教程 乔庐峰 王志功 等译 电子工业出版社 2009 年 12 月第 5 次 印刷