
\* Tamp only occurs when RST is 0. While  $f_{RST} = 1$  RMz, the ramp exists for ~0.9 ms (from counter output screen shot)



\*input goes 0.25 to 2.75 V

> ramp must cover this rangl.

lets go a bit wider to account for

v. component tolerances etc: 0.2 V to 2.8 V

\* slope of ramp: (2.8-0.2)/0.9ms = 2.9 V/ms

\* with Vx fixed, for Vo to increase over time (slope>0), current must flow in indicated direction

\* 
$$i = \frac{cdV_c}{dt} = \frac{cdV_o}{dt} = \frac{cdV_o}{dt}$$
 \*  $i = \frac{V_x - V_y}{R}$ 

\*@RST, Vc=0 => Vo=Vx (short of the ramp, chosen to be 0.2V)

\* 
$$C\frac{dV_0}{dt} = \frac{V_x - V_y}{R} \Rightarrow 2900 = \frac{V_x - V_y}{RC}$$

$$2900 = 0.2 - V_y \qquad \text{we already have it}$$

$$RC \qquad \text{@ opamp supply}.$$

\* R dissipates  $(\frac{V_x - V_y}{R})^2$  => we large R

\* breadboards have several pf parasities, so chose C>100pf

\* ceramic capacitors more accurate than electrolytic which are typically used for high capacitances ( HF & higher)

\* large C will take larger to discharge through FET resistance.

\* several RC combinations with these constraints will work!

x my drid: Vx = 0.2V, Vy=0, R= 6.8 RD, C=10 nF

\* for nFET, O clearly gate.

@ Reset, V3 (the ramp = 2.8 V) > V2 (= Vx = 0.2 V) : 3 is drain b 2 is source