

# *“Scalable Systolic Array Multiplier Optimized by Sparse Matrix”*

## **Presented By:**

**Banda Anusha (MT2022504)**

**Dantu Nandini Devi (MS2022007)**

**Mahati Basavaraju (MS2022016)**

**Vasanthi D R (PH2021504)**



# AGENDA

- Objective
- Introduction
- Application
- Paper Implementation & Simulation Results
- Proposed Method
- Implementation Results
- Future Work & Conclusion
- References



# Objective

Sparse matrix multiplication optimized by scalable systolic array has been considered, which was compared with traditional systolic array for application in neural networks .






# INTRODUCTION – SYSTOLIC ARRAY

$a_1$	$a_2$	$a_3$	$a_4$	$a_5$	$a_6$	$a_7$	$a_8$
$b_1$	$b_2$	$b_3$	$b_4$	$b_5$	$b_6$	$b_7$	$b_8$
$c_1$	$c_2$	$c_3$	$c_4$	$c_5$	$c_6$	$c_7$	$c_8$
$d_1$	$d_2$	$d_3$	$d_4$	$d_5$	$d_6$	$d_7$	$d_8$
$e_1$	$e_2$	$e_3$	$e_4$	$e_5$	$e_6$	$e_7$	$e_8$
$f_1$	$f_2$	$f_3$	$f_4$	$f_5$	$f_6$	$f_7$	$f_8$
$g_1$	$g_2$	$g_3$	$g_4$	$g_5$	$g_6$	$g_7$	$g_8$
$h_1$	$h_2$	$h_3$	$h_4$	$h_5$	$h_6$	$h_7$	$h_8$


Input  
Matrix

$A_1$	$A_2$	$A_3$	$A_4$	$A_5$	$A_6$	$A_7$	$A_8$
$B_1$	$B_2$	$B_3$	$B_4$	$B_5$	$B_6$	$B_7$	$B_8$
$C_1$	$C_2$	$C_3$	$C_4$	$C_5$	$C_6$	$C_7$	$C_8$
$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$	$D_8$
$E_1$	$E_2$	$E_3$	$E_4$	$E_5$	$E_6$	$E_7$	$E_8$
$F_1$	$F_2$	$F_3$	$F_4$	$F_5$	$F_6$	$F_7$	$F_8$
$G_1$	$G_2$	$G_3$	$G_4$	$G_5$	$G_6$	$G_7$	$G_8$
$H_1$	$H_2$	$H_3$	$H_4$	$H_5$	$H_6$	$H_7$	$H_8$


Weight  
Matrix



OS




WS



IS

Cont.

## SPARSE MATRIX MULTIPLICATION

$$\begin{bmatrix} 0 & 0 & 3 & 0 & 4 \\ 0 & 0 & 5 & 7 & 0 \\ 0 & 0 & 0 & 0 & 0 \\ 0 & 2 & 6 & 0 & 0 \end{bmatrix}$$



Row	0	0	1	1	3	3
Column	2	4	2	3	1	2
Value	3	4	5	7	2	6



# APPLICATION - CONVOLUTION NEURAL NETWORK


## Convolution Layer

Process : Convolution




## Fully-Connected Layer

Process : Matrix Multiplication







# PAPER IMPLEMENTATION




**Proposed Systolic Array Circuit**





## SIMULATION RESULTS



## FPGA Results

Multiplier Structure	Delay (ns)	LUT
Traditional systolic array	7.874	732
Optimized sparse matrix	6.827	658


## ASIC Results

Multiplier Structure	Delay (ps)	AREA ( $\mu\text{m}^2$ )
Traditional systolic array	4817	5187.146
Optimized sparse matrix	2767	4368.024



# Convolution using Paper Implementation

## Systolic Array Structure for Convolution




**N x N  
cycles**





## Proposed Method



## N cycles



# Implementation Results



**Original Image**



**Gaussian Image**





## FUTURE WORK

- Replace adders and multipliers with their efficient counterparts.
- Include Compressed Sparse Row.





## CONCLUSION

- AND gate in paper is replaced by Bitwise OR to get required results.
- Convolution is also implemented with same architecture and a new one.
- Significant improvement in delay and number of clock cycles has been found with respect to traditional structure.



## REFERENCES

- [1] R. Jia, T. Xu and Y. Chang, "Scalable Systolic Array Multiplier Optimized by Sparse Matrix," *2021 IEEE 14th International Conference on ASIC (ASICON)*, Kunming, China, 2021, pp. 1-4, doi: 10.1109/ASICON52560.2021.9620326.
- [2] Asgari B , Hadidi R , Kim H . Proposing a Fast and Scalable Systolic Array for Matrix Multiplication, 2020 IEEE 28th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). IEEE, 2020.
- [3] Petkov N. Systolic arrays for matrix I/O format conversion[J]. Electron. Lett. 1988.
- [4] Tang L, Cai G, Zheng Y, et al. A resource and performance optimization reduction circuit on FPGAs[J]. IEEE Transactions on Parallel and Distributed Systems, 2020, 32(2): 355-366.
- [5] R. W. Means, "A new two-dimensional systolic array for image processing and neural network applications," *IJCNN-91-Seattle International Joint Conference on Neural Networks*, Seattle, WA, USA, 1991, pp. 925 vol.2-, doi: 10.1109/IJCNN.1991.155582.



Thank you