


J.K Flip Flop

- The JK flip flop is the most versatile flip-flop, and the most commonly used flip flop
- when discrete devices are used to implement arbitrary state machines.
- It has no undefined states or race condition, however. It is always edge triggered;

$$R' = \overline{\text{Clk} \cdot J \cdot \bar{Q}}$$

$$S' = \overline{\text{Clk} \cdot K \cdot Q}$$



Case I : when $J = 0$, $K = 0$

Output of gates **G3** and **G4** are always '1' irrespective of clock signal and the output feedbacks

Thus '1' is input to gates **G1** and **G2** which provides the output for no change

- Output Q is no change


$$R' = \overline{\text{Clk} \cdot J \cdot \bar{Q}} =$$

$$S' = \overline{\text{Clk} \cdot K \cdot Q} =$$

Inputs			Outputs		State
Clk	J	K	Q	\bar{Q}	
↑	0	0	Q	\bar{Q}	No Change
↑	0	1	0	1	Reset
↑	1	0	1	0	Set
↑	1	1	\bar{Q}	Q	Toggle
0	X	X	Q	\bar{Q}	No Change
1	X	X	Q	\bar{Q}	No Change
↓	X	X	Q	\bar{Q}	No Change

Positive Edge Triggered Cl

Flip-flop is disabled




Case II : when $J = 0$, $K = 1$

Output of gates **G3** is always '1' and **G4** is always '0' it is clear from the expiration for R' and S'

$$R' = \overline{\text{Clk} \cdot J \cdot \bar{Q}} =$$

$$S' = \overline{\text{Clk} \cdot K \cdot Q} =$$



If the previous state of Q and Q' is given by $Q = 1$ and $Q' = 0$

$$R' = \overline{\text{Clk} \cdot J \cdot \bar{Q}} = \overline{1 \cdot 0 \cdot 0} = \bar{0} = 1$$

$$S' = \overline{\text{Clk} \cdot K \cdot Q} = \overline{1 \cdot 1 \cdot 1} = \bar{1} = 0$$

Thus the inputs to gates **G1** and **G2** are '1' and '0' respectively


Therefore when $J = 0$ and $K = 1$, output $Q = 0$ Reset

Case III : when $J = 1$, $K = 0$

Output of gates **G3** is always '0' and **G4** is always '1' it is clear from the expiration for R' and S'

$$R' = \overline{\text{Clk} \cdot J \cdot \overline{Q}} =$$

$$S' = \overline{\text{Clk} \cdot K \cdot Q} =$$



If the previous state of Q and Q' is given by $Q = 0$ and $Q' = 1$

$$R' = \overline{\text{Clk} \cdot J \cdot \overline{Q}} = \overline{1 \cdot 1 \cdot 0} = \overline{0} = 0$$

$$S' = \overline{\text{Clk} \cdot K \cdot Q} = \overline{1 \cdot 1 \cdot 1} = \overline{1} = 1$$

Thus the inputs to gates **G1** and **G2** are '0' and '1' respectively


Therefore when $J = 1$ and $K = 0$, output $Q = 1$ Set

Case IV : when $J = 1$, $K = 1$

Output of gates **G3** and **G4** are always '1' it is clear from the expression for R' and S'

$$R' = \overline{\text{Clk} \cdot J \cdot \bar{Q}} =$$

$$S' = \overline{\text{Clk} \cdot K \cdot Q} =$$



If the previous state of Q and Q' is given by $Q = 0$ and $Q' = 1$

$$R' = \overline{\text{Clk} \cdot J \cdot \bar{Q}} = \overline{1 \cdot 1 \cdot 1} = \bar{1} = 0$$

$$S' = \overline{\text{Clk} \cdot K \cdot Q} = \overline{1 \cdot 1 \cdot 0} = \bar{0} = 1$$


Thus the inputs to gates **G1** (R') = 0 and **G2** (S') = 1 respectively

Therefore when $J = 1$ and $K = 0$, output $Q = 1$ Set state

Inputs			Outputs		State
Clk	J	K	Q	\bar{Q}	
↑	0	0	Q	\bar{Q}	No Change
↑	0	1	0	1	Reset
↑	1	0	1	0	Set
↑	1	1	\bar{Q}	Q	Toggle
0	X	X	Q	\bar{Q}	No Change
1	X	X	Q	\bar{Q}	No Change
↓	X	X	Q	\bar{Q}	No Change

Positive Edge Triggered Clock

Flip-flop is disabled



If the previous state of Q and Q' is given by Q=1 and Q' = 0

$$R' = \overline{\text{Clk} \cdot J \cdot \bar{Q}} = \overline{1 \cdot 1 \cdot 0} = \bar{0} = 1$$

$$S' = \overline{\text{Clk} \cdot K \cdot Q} = \overline{1 \cdot 1 \cdot 1} = \bar{1} = 0$$

Thus the inputs to gates **G1 (R')** = 1 and **G2(S')** = 0 respectively

Therefore when J = 1 and K = 0, output Q = 0 Reset state