


Binary-Parallel Adder or Ripple Carry Adder (D-16)


⇒ In case of full-adder - three bits added (Two one bit numbers and an input carry). If more than three bits are to be added then number of full adder are required. Binary parallel adders make the use of full adder for its construction.

⇒ full adder circuits are connected in cascade form, such that the carry output of each circuit is connected to the carry input of next higher order of full adder circuit.

⇒ n-bit parallel adder is shown in below :



So we can designing a 4-bit parallel adder using full adder :



→ Here, the least significant bit position is made "0" during ground.


→ The logic Diagram of 4-bit parallel adder is shown as:

⇒ 4-bit parallel adder means group of 4-bit adders with another group of 4-bit, such as:


	A ₃	A ₂	A ₁	A ₀
	B ₃	B ₂	B ₁	B ₀
Carry	S ₃	S ₂	S ₁	S ₀

⇒ 4-bit parallel adder is typical example of MSI (Medium Scale Integration) TTL circuits. These adders are faster but costlier.

→ if carry is comes in any of addition bits, it is added to the next higher order bits.



⇒ for designing of 8-bit adder ⇒ we can use two IC 74LS283, or two 4-bit parallel adders are connected in the cascaded form.



for 8-bit adder, we have:

A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀
B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀

→ If large number are to be added, the 4-bit adders are connected in cascaded form.

Carry	S ₇	S ₆	S ₅	S ₄	S ₃	S ₂	S ₁	S ₀
-------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

Look Ahead Carry Adder

(D-17)


In case of n -bit parallel adders there comes a disadvantage of delay. For n -bit parallel adder the delay is 20ns if each full adder has a propagation delay of 30ns. To overcome this problem look ahead - carry adder is designed.

⇒ In this logic gates are used to look at the lower bits and see if higher-order carry is generated.

⇒ It makes the use of two for, carry generate and carry propagate.

⇒ This method is adapted to speed up the ripple or decreasing the propagation delay of parallel adder is in look ahead carry adder.

Following figure shows the full-adder circuit for look ahead carry method:



From the figure, Two fnⁿ are defined as:

Carry propagate $\Rightarrow P_i = A_i \oplus B_i$ \Rightarrow Here the Term "Carry propagate" is associated with the propagation of carry from C_i to C_{i+1} .

Carry Generate $\Rightarrow G_i = A_i B_i$ \Rightarrow Similarly, The Term "Carry Generate" and It produces carry when both A_i and B_i are "1" regardless of carry input.

\Rightarrow From the figure, Carry and Sum output are given by:

$$\begin{aligned} S_i &= P_i \oplus C_i \quad \text{--- (3)} \\ C_{i+1} &= G_i + P_i C_i \quad \text{--- (4)} \end{aligned}$$

Now, let us calculate the carry O/P of each stage for Boolean Expressions \Rightarrow

Let $i=0$, let in eqⁿ (3), (4), and (5)

we get

$$\begin{aligned} P_0 &= A_0 \oplus B_0 \\ G_0 &= A_0 B_0 \\ S_0 &= P_0 \oplus C_0 \\ C_{0+1} &= G_0 + P_0 C_0 \Rightarrow C_1 = G_0 + P_0 C_0 \end{aligned}$$

Similarly

$i=1$

$$\therefore C_2 = G_1 + P_1 C_1$$

$$C_2 = G_1 + P_1 [G_0 + P_0 C_0] \Rightarrow C_2 = G_1 + P_1 G_0 + P_1 P_0 C_0$$

Also

$i=2$

$$\therefore C_3 = G_2 + P_2 C_2$$

$$C_3 = G_2 + P_2 (G_1 + P_1 G_0 + P_1 P_0 C_0)$$

$$C_3 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

Also

$i=3$

$$\therefore C_4 = G_3 + P_3 C_3 \Rightarrow G_3 + P_3 (G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0)$$

$$C_4 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$$

Logic diagram for Look ahead carry generate is

(D-18)

