
Complementary MOS (CMOS)


Invertors NOT

Α	O/P
0	1
1	0




NAND gate


Α	В	O/P
0	0	1
0	1	1
1	0	1
1	1	0




Α	В	O/P
0	0	1
0	1	0
1	0	0
1	1	0





NOT Gate





NOT Gate








NOT Gate


 $\begin{array}{c|c}
X & Y = ^{\sim}X \\
\hline
X & Y \\
\hline
0 & 1 \\
1 & 0
\end{array}$


1















Χ	Y	Z
0	0	1
0	1	1
1	0	1
1	1	0







X	Y	Z
0	0	1
0	1	1
1	0	1
1	1	0













Χ	Y	Z
0	0	1
0	1	1
1	0	1
1	1	0







X Y Z
0 0 1
0 1 0
1 0 0
1 1 0








Χ	Y	Z
0	0	1
0	1	0
1	0	0
1	1	0




















Х	Y	Z	
0	0	1	_
0	1	0	
1	0	0	
1	1	0	

AND Gate 5V 5V Ζ Χ NAND-NOT