

Case 3: when  $A=B=1$   $\therefore$  Both inputs are high.

(S-14)

Both the Transistor goes into saturation and output voltage equal to the saturation voltage (i.e. low)


$\therefore$  for  $A=B=1$ ,  $Y=0$

Verification by Truth Table of NOR gate

Inputs		OP
A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

## # DCTL (Direct coupled Transistor Logic)

- Logic gates can be made by direct interconnection of transistors.
- Typical NOR and NAND gates using DCTL are shown below:



Input		output
A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

## # DCTL NOR Gate

Verification by Truth Table of NOR gate

Case 1: when  $A=0, B=0$   $\therefore$  Both inputs are low. For NOR gate both Transistors  $T_1$  and  $T_2$  goes into cut off state and opp goes to high.

$\therefore$   $A=B=0$ ,  $Y=1$   $\therefore$  Because No current flow through  $R_c$  and drop across  $R_c$  is zero.

Case-2<sup>nd</sup>: when  $\boxed{A=0 \text{ and } B=1}$  or  $\boxed{A=1 \text{ and } B=0}$   $\therefore$  one input is high, then corresponding transistor goes into saturation and other transistor goes into cut off as where input is low. This increases the voltage drop across the collector resistors and decrease the positive output voltage.

Output voltage,  $V_o = V_{ce}(\text{Sat})$ , i.e. 0

$\therefore$  for  $\boxed{A=0 \text{ and } B=1}$  or  $\boxed{A=1 \text{ and } B=0}$  so  $\boxed{\text{O/P} = 0}$  ✓

Case-3<sup>rd</sup>: when  $\boxed{A=B=1}$   $\therefore$  both inputs are high. Both Transistor goes into saturation and o/p voltage is equal to saturation voltage

Voltage

$\therefore \boxed{A=B=1, Y=0}$  ✓

# DCTL NAND gate

Operation


Case-1<sup>st</sup>: when  $\boxed{A=B=0}$ , both inputs are low,

both transistors  $T_1$  and  $T_2$  goes to cut off state and output voltage and output voltage equal to  $V_{cc}$ .

$\boxed{A=B=0, Y=1}$  ✓

O/P Resistor  $R_c$  when  $V_o$  is low.

Inputs		Output
A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0



Case-2<sup>nd</sup>: when  $\boxed{A=0 \text{ and } B=1}$  or  $\boxed{A=1 \text{ and } B=0}$   $\therefore$  Any one input is low, then the corresponding transistor goes to cut off state and output voltage equal to  $V_{cc}$ .

Case-3<sup>rd</sup>: when  $\boxed{A=B=1}$   $\therefore$  when both inputs are high, Transistor  $T_1$  and  $T_2$  goes into saturation state and output voltage is insufficient to conduct as  $V_o < V_{be}$ , Because current flow through  $R_c$ ,  $T_1$  and  $T_2$ , this cause a drop across  $R_c$  and o/p voltage at Y becomes low.  $\boxed{Y=0}$  ✓



Q. A gate draws 2.8 mA currents if high off and 5.2 mA current if low off. Calculate the avg. power dissipation if  $V_{cc} = 10V$  and it is operated on a 50% duty cycle.

Ans: The avg. power dissipation is given by:

$$P_{D(avg)} = I_{CC(avg)} \times V_{CC} \quad \left| \quad I_{CC(avg)} = \frac{I_{CCH} + I_{CCL}}{2} \right.$$

$$\therefore P_{D(avg)} = 4 \times 10^{-3} \times 10$$

$$= \frac{2.8 + 5.2}{2} = \frac{8}{2} = 4 \text{ mA}$$

$$P_{D(avg)} = 40 \text{ mW}$$

Q. Calculate the fan-out if following values of currents are given:

$$\begin{array}{l|l} I_{OL(Max)} = 15 \text{ mA} & I_{IL(Max)} = 0.2 \text{ mA} \\ I_{OH(Max)} = 1 \text{ mA} & I_{IH(Max)} = 8 \text{ } \mu\text{A} \end{array}$$

Ans: Fan-out for low state is given by:

$$\text{fan-out (Low)} = \frac{I_{OL(Max)}}{I_{IL(Max)}} = \frac{15 \times 10^{-3}}{0.2 \times 10^{-3}} = \frac{15 \times 10^3}{2}$$

$$\text{fan-out (Low)} = 75$$

$$\Rightarrow \text{fan-out for high state} \therefore \frac{I_{OH(Max)}}{I_{IH(Max)}} = \frac{1 \times 10^{-3}}{8 \times 10^{-6}} = \frac{125}{8}$$

$$\text{fan-out (high)} = 125$$

Q. Cal. the Speed-power product for an IC family having avg. Power dissipation of 5 mW and propagation delay time of 6 nsec.

$$\text{Ans: } SPP = P_d \times P_{D(avg)} = 6 \times 10^{-9} \times 5 \times 10^{-3} = 30 \text{ pico Joules} = 30 \text{ (pJ)}$$