


# Complementary MOS (CMOS)


- Inverters NOT

A		O/P
0		1
1		0




# NAND gate

A	B	O/P
0	0	1
0	1	1
1	0	1
1	1	0




# NOR Gate

A	B	O/P
0	0	1
0	1	0
1	0	0
1	1	0




# NOT Gate

•




$$Y = \sim X$$

X	Y
0	1
1	0




# NOT Gate




$$Y = \sim X$$

X	Y
0	1
1	0




# NOT Gate





$$Y = \sim X$$

X	Y
0	1
1	0





# NAND Gate



X	Y	Z
0	0	1
0	1	1
1	0	1
1	1	0



# NAND Gate



X	Y	Z
0	0	1
0	1	1
1	0	1
1	1	0





# NAND Gate





X	Y	Z
0	0	1
<b>0</b>	<b>1</b>	<b>1</b>
1	0	1
1	1	0

# NAND Gate





X	Y	Z
0	0	1
0	1	1
<b>1</b>	<b>0</b>	<b>1</b>
1	1	0

# NAND Gate





X	Y	Z
0	0	1
0	1	1
1	0	1
<b>1</b>	<b>1</b>	<b>0</b>

# NOR Gate





X	Y	Z
0	0	1
0	1	0
1	0	0
1	1	0

# NOR Gate





X	Y	Z
<b>0</b>	<b>0</b>	<b>1</b>
0	1	0
1	0	0
1	1	0

# NOR Gate





X	Y	Z
0	0	1
<b>0</b>	<b>1</b>	<b>0</b>
1	0	0
1	1	0

# NOR Gate



X	Y	Z
0	0	1
0	1	0
<b>1</b>	<b>0</b>	<b>0</b>
1	1	0

# NOR Gate



X	Y	Z
0	0	1
0	1	0
1	0	0
<b>1</b>	<b>1</b>	<b>0</b>



# AND Gate

