

## PLD (Programmable Logic Devices)

are special type of IC's, used by the user and are programmed before use.  
 → different type of logic fun<sup>n</sup> can be implemented by using single programmed chip of PLD's.

PLD can be reprogrammed because these are based on Re-writable memory technology.


⇒ when number of AND gate are used together they formed AND Array, when number of OR gate are used together they formed OR Array.

A PLD contains OR Arrays, AND Arrays, and various types of buffers.

→ fuse link technique is used to program the PLD by the user, depending upon the type of PLD to be manufactured.

AND MATRIX OR AND ARRAY ⇒ These gives the Logical

Product terms. Off of Input buffers are connected to AND gate to get the desired off in the product terms.



'x' sign shows the fuse link connection.


If 'x' is not present, then it shows the off fuse.

Reduction of gate in array is its equivalent form





⇒ O/P of  $(Y = B_0 B_1)$ , here here var 'x' is present at  $B_0$  and  $B_1$  input buffers. The output of AND gate is  $B_0 B_1$ .

OR MATRIX or OR Array ⇒ These gives the logical sum terms of output from AND arrays.



~~# OR Arrays~~

→ AND Array are giving product terms, OR Arrays gives sum terms in the logical form.




# Represent. of style OR gate in array and its equivalent forms.

## Types of PLD

- ① PLA (Programmable Logic Array) ② PAL (Programmable Array Logic)  
③ FPGA (Field Programmable Gate Array)

PLA (Prog. Logic Array)  $\Rightarrow$  In PLA both AND gate and OR gate are programmable. The AND gate and OR gates are fixed in number for any PLA chip. It depends upon the number of inputs and output of PLA.

Block Diagram of PLA:



# Block Diagram of PLA


for eg. design an Half adder can be done using a PLA.

Input		Outputs	
A	B	Carry	Sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$\text{Carry} = A \cdot B$$


$$\text{Sum} = \bar{A}B + A\bar{B}$$





Q. Implement the fn

$$F = A'BC + ABC' + A'B'C + AC'$$
 using PLA




# PAL (Programmable Array Logic)  $\Rightarrow$

In PLA  $\rightarrow$  AND & OR both are Programmable, but in case of PAL, the Prog. AND Arrays and fixed OR Array are used. This is the only difference b/w PLA and PAL.

Due to this reason, PAL is more flexible and faster in speed as compare to PLA






eg If  $F$  is given for any  $af^n$  and PAL can be implemented


SIP		OIP	
A	B	Z1	Z2
0	0	1	1
0	1	0	1
1	0	0	0
1	1	0	1

K-map for  $Z_1$  is



$Z_1 = \bar{A}\bar{B}$

K-map for  $Z_2$  is



$Z_2 = \bar{A} + B$

Implementation of PAL for the above OIP  $Z_1$  and  $Z_2$

