


Emitter Coupled Logic (ECL)

- ECL is the fastest of all the logic family and used in applications where very high speed is essential.
- In saturated transistors, the major problem arises due to the storage time. It is the time required to drive transistor a transistor out of saturation.
- ECL is also called "Current Mode Logic".
- In case of ECL, transistors are in unsaturated conditions and this overcomes the problem of transistor storage time, and helps to increase the speed of ECL family.

⇒ Basic ECL Inverter/Buffer circuit ⇒



→ It consists of two transistors T_1 and T_2 connected with common emitter resistor (R_E) in differential style ended Input Mode

→ It gives two o/p's Y_1 and Y_2 as Inverting and Non-Inverting o/p


Table for ECL Inverter circuit

that show the low and high voltage level for i/p and o/p.

Voltage levels for Input		Voltage level for o/p	
Low	High	Low	High
3.8V (Low Input)	4.4V (High Input)	4.2V (Low o/p)	5.0V (High o/p)


→ when input voltage (V_{in}) is high, i.e. (4.4V), Transistor T_1 is ON but does not goes to saturation and at the same time transistor T_2 is off.

→ Due to this, the o/p Y_2 is pulled high (5V) through Resistor R_2 . Also the 0.8V is drop across Resistor R_1 , so the o/p Y_1 goes low (4.2V). It is clear from figure




Basic ECL Inverter/Buffer
c/d using Switch Representation

→ when input voltage (V_{in}) is low i.e. (3.6V), the Transistor T_2 is ON but doesn't goes to saturation bear, at the same time transistor T_1 is off. Due to this o/p Y_1 is pulled high (5V) through Resistor R_1 , and drop 0.8V across Resistor R_2 , then the o/p Y_2 goes low (4.2V)



Basic ECL Inverter/Buffer
circuit using Switch Representation

Two input ECL OR/NOR Gate: has an additional transistor connected in parallel with input transistors of an ECL inverter.



represented by T-Table OR/NOR gate

I/P		O/Ps	
A	B	Y1 (NOR) etc	OR gate
0	0	1	0
0	1	0	1
1	0	0	1
1	1	0	1

2-Input ECL OR/NOR gate

Case 1: when $A=0$ and $B=0$ \therefore Both the inputs are low, The transistors T_1 and T_2 goes into off state, but at the same time transistor T_3 is ON by V_{BB} voltage, but does not goes saturation. It causes o/p Y_1 goes high and Y_2 goes low; because $0.8V$ is drop across R_2 and o/p Y_2 is insufficient to say high.

Case 2: when $A=0$ and $B=1$ \therefore The transistor T_2 goes ON but doesn't goes to saturation and at the same time transistor T_3 is off. Thus Y_2 (o/p) is pulled high through R_2 and drop across R_1 is $0.8V$ so that the o/p Y_1 is low.

Case 3: when $A=1$ and $B=0$ \therefore The transistor T_2 goes ON but doesn't goes to saturation and at the same time transistor T_3 is off. Thus, Y_2 is pulled high through R_2 and voltage drop across R_1 is $0.8V$, so the output Y_1 is low.

For $A=0, B=1$, the o/p $Y_1=0$ and $Y_2=1$

Case 4: when $A=1$ and $B=1$, the transistors T_1 and T_2 goes high (ON), but doesn't goes to saturation and at the same time T_3 is off. Thus Y_2 is pulled high through R_2 and voltage drop across R_1 is $0.8V$, so that the o/p Y_1 is low.

For $A=1, B=1$, the o/p $Y_1=0$ and $Y_2=1$