

CHAPTER
Converters

A/D & D/A Converters

are used to convert one type of signal into another signal.

There are two types of Converters

Analog to Digital Converter

The process of conversion of signal from Analog Signal to digital Signal is referred to as A/D Converter.


- ~~1. Binary weighted~~
2. Single Slope A/D Converter
3. Dual Slope A/D Converter
4. Continuous A/D Converter or up/down counter A/D Converter
5. Successive Approximation A/D Converter

Digital to Analog Converter

The process of conversion of signal from Digital Signal to Analog Signal is referred to as D/A Converter.

1. Binary weighted Resistor D/A Converter
2. R-2R ladder D/A Converter

Single Slope A/D Converter is not used D/A converter, but it uses a ramp generator to produce a constant slope reference voltage, It is shown as:



Its Main components are

- (i) Ramp Generator (ii) Comparator (iii) Counter
(iv) AND gate (v) Control logic (vi) Latches

→ The counter is reset initially, \therefore O/P is 0.000 (if 4-bit counter is used). and the Ramp generator O/P is zero volt (0V)

→ So, the ~~analog~~ Input voltage V_i is greater than the Reference voltage (V_r) at this point and gives a high O/P from comparator.

This high O/P from the Comparator enables the clock to the counter and starts the Ramp Generator.

⇒ AND gate is used because if Comparator O/P goes low, then clock will be disabled and counter stop. Because of any one O/P to the AND gate is goes low then output will be low.

⇒ Let us assume, that the slope of the Ramp generator is $1V/ms$. Ramp O/P will increase until equal the Analog Input, at this point → The Ramp is reset and the counter output is stored in the latches by control logic.

Let us Assume the Analog voltage V_i be 4V at the point of comparison. This means that Ramp is also 4V and has been running for 4ms. As the comparator output has been high for 4ms, if the clock frequency is 100 kHz, 400 CLK pulses have been allowed to pass through the gate to reach the counter.

$$\frac{100 \times 10^3}{100 \text{ kHz}} \times 4 \times 10^{-3} = 400 \text{ CLK}$$

(3)

→ At the point of comparison, the counter is in the binary state representing 400, with proper scaling and decoding, this binary number can be displayed as 4V. This concept is used in Digital Voltmeter.


Dual Slope A/D Converter

→ Dual Slope A/D Converter is used because it is free from the noise which is not overcome by single slope A/D converter.

→ It uses op-amp as integrator amplifier for ramp generation.

→ It is called Dual Slope because it uses a fixed slope as well as variable slope ramp.

→ circuit diagram is shown below :-



It uses a fixed slope as well as variable slope

→ The Integrator of Analog uses a capacitor in the feedback path.


O/P of Integrator of amp is given by:

$$V_{out} = -\frac{1}{RC} \int V_{in} dt$$

→ The O/P of Voltage is Integral of Analog input voltage.

(i) If V_{in} is constant, then we get an O/P = $-\frac{V_{in} t}{RC}$, which is fixed Ramp.

(ii) If V_{in} is varying, we get the Ramp fixed as well as variable slope at its O/P.



Working ⇒ Let the output of integrator be zero and initially the counter be Reset, and counter starts from zero (for 4-bit counter).

→ A pos (Positive) analog input voltage V_{in} is applied through electronic switch S, we get Ramp output and counter start counting.

When the counter reaches a specific output or count, then it will be Reset again and the counter isre switches to the Negative Reference voltage ($-V_{ref}$) through switch.

→ At this instant, the capacitor C is charge through -ve voltage ($-V$) which is proportional with Analog I/P voltage (V_i).

→ When $-V_{ref}$ is connected the capacitor (C) start Discharging linearly due to constant current from $-V_{ref}$.

→ As the capacitor Discharge, the counter start from Reset state, when the O/P of Integrator becomes zero, due to which comparator output becomes low and it disables the clock through AND gate, so counter stops and the digital output can be obtained from latches. This complete one conversion cycle.

Successive Approximation A/D Converter

(5)

It is the most widely used in A/D converter. It has more complex circuit than the digital ramp A/D converter, but it has more shorter time conversion.


⇒ for n -bit A/D converter, n -successive steps are required for completing the approximation process.

The various functional block of Successive approximation A/D converter are

→ SAR consist with flip flip and level amplifier.

- (1) Comparator
- (2) D/A Converter (Binary ladder may be used)
- (3) Control logic
- (4) Successive approximation register (SAR)

Figure shows as:



⇒ The Control logic is used to set or reset the flip flop. The o/p of these flip flop are given to level amplifier and then to D/A converter which is Binary ladder network. It gives the digital output as well as the analog reference voltage V_2 .

⇒ Initially the Control logic → Resets all the flip flop

→ Depend upon Three Basic algorithm

① If $V_e < V_i$ — Reference voltage from A/D converter is less than the glp voltage (analog) then MSB is set to 1 by control logic.

② If $V_e > V_i$ → then MSB is reset to 0 and next bit is set to 1.

③ If $V_e \geq V_i$, then, the control logic disables the clock to FF and we get digital O/P from SAR by using latches.

Let us consider an example for its working:

→ If 4-bit SAR is used, let $V_i = 4V$ and let us

assume that the analog is Reset to zero, $V_e = 0$

Now $V_e < V_i$ → MSB is set to 1

O/P of SAR will be

MSB	LSB
1	000
0	000

Because
 $(1000)_2 = (8)_{10}$

Now, $V_e = 8V$ and $V_i = 4V$

So $V_e > V_i$ → Next MSB is set to 1 and first one Reset to zero

O/P of SAR will be

→ 0100

Because $(0100)_2 = (4)_{10}$
 $V_e = 4V$, $V_i = 4V$

Now, $V_e = 4V$ and $V_i = 4V$

So, $V_e = V_i$, clock is disabled by control logic and we get 4V as Analog voltage in digital O/P