


## TTL (Transistor Transistor Logic)


→ It was developed in 1965 as a standard TTL. DTL was used in SSI chips. The next stage of logic gates circuits was to introduce a new kind of Transistor — and the name of transistor is Multi-emitter transistor, which is used to minimize the number of chips interconnection.

Multi-emitter Transistor ⇒ This transistor has more than one emitter. It can have upto seven emitters for seven input NAND gate.



# multi-emitter transistor

Equivalent circuit of Multi-emitter transistor ⇒



# multi-emitter circuit

Working:

Case-1: When one input or all the inputs are low than the nodes D1, or D2 or D3, or all are forward biased and Transistor is turned ON.


Case-2: When all inputs are high, then the nodes D1, D2 and D3 are in reverse biased and transistor will be off.

There are three types of TTL

(57)

- (1) Two input TTL NAND gate
- (2) Totem-pole output gate  $\rightarrow$  or Active Pull up TTL gate
- (3) Open-collector TTL gate

TTL NAND Gate (for Two inputs): The basic ckt of TTL NAND gate is shown as:



### # TTL NAND Gate

The inputs A and B are given to the transistor (T<sub>1</sub>) which is a multiple transistor. Diodes D<sub>2</sub> and D<sub>3</sub> are connected at the inputs A and B of transistor (T<sub>1</sub>), so as to protect (T<sub>1</sub>) from the -ve spikes of voltage from A and B.

The Transistors (T<sub>3</sub>) and (T<sub>4</sub>) are the output transistors to form a "Totem-pole" connection.

$\Rightarrow$  It is a combination of two NPN transistors are connected in series with a diode in between.

$\Rightarrow$  Most of the TTL devices make the use of "Totem-pole O/P"



- The Diode  $D_1$  is connected b/w the  $T_3$  and  $T_4$ , becoz only one transistor conducts at a time.
- when  $T_3$  is ON, o/p goes high and when  $T_4$  is ON, o/p goes low.  
Here, the transistor  $T_3$  act as emitter follower.
- The Standard Value of Resistances are:

$$R_1 = 4K\Omega \quad R_2 = 1.6K\Omega \quad R_3 = 13.0K\Omega \quad R_4 = 1K\Omega$$

Case I  $\Rightarrow$

when  $A=B=0$   $\therefore$  Both the inputs are low, the emitter-base junction of transistor ' $T_1$ ' is forward biased and collector-base junction of ' $T_1$ ' is Reverse biased.

- Current flows through Diodes  $D_2$  and  $D_3$  is ground.
- The Base of ' $T_1$ ' is pulled down to approximately 0.7V. This helps to reduce the base voltage of Transistor ' $T_2$ ' which can't forward biased the base-emitter jn of ' $T_2$ '. Hence the Transistor ' $T_2$ ' is cut off. When  $T_2$  is off, then the Transistor  $T_4$  will be off, becoz it can't get the required voltage to drive the transistor ' $T_4$ '.
- Transistor ' $T_3$ ' will be ON, because No current flow through ' $T_2$ ' and whole of current goes to base of Transistor ' $T_3$ '.  
then o/p  $Y$  is pulled up to a high voltage

$$Y=1$$

Case-2: when  $A=0$  and  $B=1$

or  $A=1$  and  $B=0$

Any one input is low, the base-emitter  $J^n$  of  $T_1$  is forward biased and collector base  $J^n$  is reverse biased

$\Rightarrow$  Again  $T_2$  is goes to off state and  $T_4$  goes to off state. Thus  $T_3$  will go to on state and output  $Y$  is latched up to a high voltage, i.e.  $Y=1$

$Y=1$

Case-3: when  $A=B=1$   $\therefore$  both the inputs are high, then emitter-base  $J^n$  of Transistor  $T_1$  is Reverse biased then  $T_1$  stop conducting, but the collector-base  $J^n$  of  $T_1$  is forward biased. This helps to forces the Transistor  $T_2$  to turn on through Resistor  $R_1$ . This again forces the  $T_4$  to turn on. So  $T_4$  goes on and  $T_3$  goes off, so thereby Producing a low voltage  $Y=0$




## ② Totem-pole output or Active pull-up TTL gate $\Rightarrow$

$\rightarrow$  In this case, Transistors  $T_3$  and  $T_4$  with Diode  $D_1$  and Resistor  $R_3$  are connected in the form of series arrangement, and this type of arrangement is called "Totem-pole arrangement."

$\rightarrow$  Totem-pole Transistors are used because they gives "low output impedance". At a time, only one transistor will conduct.

Both the transistors ' $T_3$ ' and ' $T_4$ ' cannot be ON or off simultaneously.

$\rightarrow$  When Transistor ' $T_4$ ' is ON, the o/p impedance is about  $12R$ , whereas when ' $T_3$ ' is ON, the o/p impedance is about  $70R$ . In both the cases o/p impedance is low. It clear that the o/p voltage can change quickly from one state to another. Its working is same as that of two-input TTL NAND gate.




# Totem-pole o/p NAND gate

(3) Open-collector TTL gate  $\Rightarrow$  have an open-collector o/p

(39)


Instead of Totem-pole output.

$\rightarrow$  Open-collector TTL gate use only the transistor ( $T_2$ ) of the Totem-pole arrangement (lower transistor)



$\rightarrow$  As the collector is open,  
gate will not work properly  
unless an external pull-up  
resistor is connected.

# Open-collector TTL gate



$\rightarrow$  when Transistor ( $T_2$ ) is off, the o/p is pullled to +Vcc through the external pull-up resistor ( $R$ )

$\rightarrow$  when Transistor ( $T_2$ ) is on, the o/p voltage is grounded through the saturated transistor

$\rightarrow$  The Pull-up Resistor ( $R$ ) is selected only when on a gate o/p goes high and other is low.

Open-collector TTL gate with

Pull up Resistor.

$\Rightarrow$  The Disadvantage of OC gates are that their Switching Speed is much slower than the True