

FPGA \Rightarrow Field Programmable Gate Array consist of logic blocks or an array of circuit elements.


\Rightarrow In FPGA, Programming is done by the customer and not by the manufacturer.

\Rightarrow FPGA Structure is a two dimensional array of logic blocks interconnected by vertical and horizontal lines.

\Rightarrow SRAM or antifuse are used as switches for interconnection of blocks.

FPGA's are used to implement large logic circuits because of their very high logic densities.

\rightarrow A typical Structure of FPGA is shown below, consist with number of independent configurable logic block (CLB), configurable I/O blocks and programmable interconnection switches.



Structure of Field Programmable Gate Array

\Rightarrow FPGAs are an ex of SPD (Sequential Programmable Devices). PLD are the combinational circuit having gates only, but SPD are the devices having gates as well as flip flop and

FPGA are used in various applications such as Content-Addressable Memory, Communication Filtering, Device Controller.

Charge Coupled Device (CCD) memory

→ CCD was introduced in 1970. It is a sequential memory used to shift and store digital information.

→ It consists with MOS capacitors which act as dynamic shift registers. CCD memory is used as a buffer, it is simple reversible and low cost device.


→ In MOS device, a high '1' is stored if the charge is present in the depletion layer and a high '0' is stored if the depletion layer is empty.

Operation of CCD's steps are:-

- ① Digital input is converted into charge.
- ② Transfer of charge in sequential manner through various stages.
- ③ Stored charge is converted into digital signal.

Construction → CCD is a semiconductor device. It consists with P-type Silicon Substrate covered with a thin layer of SiO₂ (Silicon dioxide). It has closely spaced Metal Electrode (gates). large number of gates are fabricated closely between source & drain of MOSFET.


→ Each gate electrode and substrate forms MOS capacitor.



MOSFET without
any n-type
channel

Working \Rightarrow

when a positive potential is applied at a gate with respect to the substrate.



MOSFET with positive potential at gate g_1 .

\Rightarrow Here $+V_1$ is applied at gate ' g_1 ', a potential is developed under the gate, and other two gates ' g_2 ' and ' g_3 ' are at zero voltage. A depletion layer is formed below the gate ' g_1 ' in the substrate.

\Rightarrow If a negative charge is deposited into depletion region, it can move freely within the depletion region. The -ve charge will be held there as long as positive voltage is applied at the gate ' g_1 '. It means negative charge is stored, a logic '1' is stored.

In this way CCD store the digital information. It is possible to move the stored charge from left to right by applying voltage at the gate ' g_2 ' and ' g_3 ' in sequence.

\rightarrow The clock signal is given to CCD gate for controlling the shifting of charges.

\Rightarrow It is assumed that a logic '1' is stored when -ve charge is held in the depletion region and a logic '0' is stored when the depletion region is empty.

Advantages \Rightarrow

- ① These are low cost devices
- ② These are simple to design
- ③ These have very high bit packing density

Applications \Rightarrow

- ① Used in cameras
- ② Used in Radios
- ③ Analog to digital converter, which