

GATE Question

February 5, 2024

1. Consider a 4-bit counter constructed out of four flip-flops. It is formed by connecting the J and K inputs to logic high and feeding the Q output to the clock input of the following flip-flop (see the figure). The input signal to the counter is a series of square pulses and the change of state is triggered by the falling edge. At time $t=t_0$ the outputs are in logic low state ($Q_0 = Q_1 = Q_2 = Q_3 = 0$). Then at $t=t_1$, the logic state of the outputs is (GATE-PH2020,30)

- (a) $Q_0 = 1, Q_1 = 0, Q_2 = 0$ and $Q_3 = 0$
- (b) $Q_0 = 0, Q_1 = 0, Q_2 = 0$ and $Q_3 = 1$
- (c) $Q_0 = 1, Q_1 = 0, Q_2 = 1$ and $Q_3 = 0$
- (d) $Q_0 = 0, Q_1 = 1, Q_2 = 1$ and $Q_3 = 1$





Figure 1: Ripple Counter