# **Design Parameters:**


Architecture: **Serializer** 

Technology: Skywater OpenPDK 130nm


Size: **160um\*170um = 0.027mm**<sup>2</sup>

Tools Used: OpenLane, Virtuoso Cadence

## Symbol



## **Generated Layout:**



## **Uploaded Files:**

Gds file: serializer\_unit\_cell\_1.gds
Synthesized Verilog file: serializer\_unit\_cell\_1.lvs.v
Spice Netlist: serializer\_unit\_cell\_1.sp

PEX Netlist: serializer\_unit\_cell\_2.pex.netlist

LEF file: serializer\_unit\_cell\_1.lef

#### **Results:**

