





Table of Contents

REVISIO	N HISTORY	4
FEATUR	ES	5
GENER#	AL DESCRIPTION(NT98562)	11
GENERA	AL DESCRIPTION(NT98566)	12
BLOCK I	DIAGRAM	13
	FIGURATION	14
PIN CON	FIGURATION	15
1.	QFN-88	15
PIN DES	CRIPTIONS	16
2.	NT98562 88 PINS	17
2.1.	System interface (8)	17
2.2.	RTC & Power Button Controller (2)	17
2.3.	Sensor interface (19)	17
2.4.	Memory Card interface (13)	
2.5. 2.6.	UART interface (2)	
2.7.	Audio Codec(4)	
2.8.	Ethernet interface (4)	
2.9.	USB device interface (2)	
2.10		
2.11.	Power (21)	21
PACKAG	SE INFORMATION	23
3.	QFN-88	23
ORDERI	NG INFORMATION	24
IMPORT	ANT NOTICE	25



NOVATER CONFIDENTIAL NOVATER CONFIDENTIAL NOVATER CONFIDENTIAL

2020/12/09 - 3 - Version 0.2



Revision History

Rev.	Date	Contents
V0.1	2020/09/10	draft
V0.2	2020/12/09	Modify feature and add pin description



2020/12/09 - 4 - Version 0.2



Features

■ High Performance 32-bit CPU

- □ Single Core ARM® Cortex™ A9
- □ NEON™ and FPU acceleration
- □ 32 KB instruction cache, 32 KB data cache and 128 KB L2 cache
- □ Embedded ICE makes firmware debugging easier

■ Power Management features

☐ Firmware configurable operating frequency of each functional block to meet best power budget

■ Integrated Clock Generator

- □ Internal PLL with spread spectrum capability
- □ 12MHz system
- □ 32768Hz RTC oscillator

■ Scalable Memory Bus Architecture

- □ NT98562: SIP 512Mb DDR2L DRAM
- □ NT98566: SIP 1Gb DDR3 DRAM

■ Sensor Interface Engine

- □ Support high speed serial interface like MIPI/ sub-LVDS /HiSPi up to 4 channels and 2 clocks for most commercial CMOS sensors.
- □ Support parallel sensor interface for most commercial CMOS sensors.
- ☐ Support 12-bit sensor data input
- □ Support HDR sensor composition such as SONY DOL mode and Omnivision staggered mode
- □ Support companding HDR sensor
- □ Built-in color pattern generation
- □ Sensor black level clamping
- □ Efficient defect concealment algorithm
- ☐ Flexible image analysis flow for AE, AWB and AF purpose
- □ Programmable histogram analysis
- □ In-pipeline color shading compensation technology
- ☐ Support EIS with gyro-sensor input
- □ Support RGBIr4x4, RCCB format
- □ Support up to 5Mp30 or 150M pixel/sec for typical case
- □ Support up to 4Mp60 or 240M pixel/sec for Sensor HDR case
- ☐ Support up to 1 HDR sensor with 2 frames

2020/12/09 - 5 - Version 0.2



□ Support h/w motion detection to wake up system	
□ Support additional digital gain up to 256x	
□ Support DVS sensor	
□ Support Bayer scaling down	
Image Processing Engine	
□ Support up to 5Mp30 or 150M pixel/sec for typical case	
□ Advanced image pipeline architecture for multi-purpose hardware acceleration	
□ Support online mode direct from Sensor Interface Engine	
□ Support bayer input compression	
□ Support YUV output compression	
□ Support 2 frames HDR with ghost reduction	
□ Support crop and H/V flip	
□ Support dynamic defect pixel concealment	
□ Powerful temporal and spatial noise reduction technology \	
□ In-pipeline lens shading compensation technology	
□ Support radial crop	
□ Wide dynamic range (WDR) for global/local illumination enhancement	
□ Proprietary advanced anti-alias CFA color interpolation for Bayer	
□ False color suppression	
□ In-pipeline geometric distortion correction	
□ In-pipeline color aberration correction	
□ R/G/B Gamma LUT	
□ Advanced edge rendering control and continuity enhancement	
□ Specific color control technology (Patented)	
□ Brightness/contrast and hue/saturation adjustment	
□ High precision color correction matrix for sRGB or specific color requirement	
□ Support defog function	
□ Support purple fringe reduction	
□ Support advanced motion compensated temporal filtering (TMNR3) for efficient video noise	
reduction	
□ Support local contrast enhancement	
□ Support YUYV422 format output	
Image Manipulation Engine	
□ High quality anti-aliasing scaling engine from 1/16x to 16x	

2020/12/09 - 6 - Version 0.2



□ Support 3 sets scaling output

□ Su	upport 4 sets data stamp
□ Su	upport 8 sets privacy mask
■ Con	nputer Vision Acceleration
□ IV	E General intelligent video analysis operation
□ DI	IS Digital image stabilization and object tracking engine
□ MI	DBC Motion detection and background construction engine
■ LCD	O Display
□ Hi	igh performance scaling up/down engine, programmable gamma correction, color transform and
СО	olor management for LCD display
□ Tv	wo video windows(YUV422 / YUV420 UVPack)
□ Or	ne OSD windows(8bit palette with alpha plane / ARGB4444 / ARGB1555 / ARGB8565 /
AF	RGB8888)
□ Pr	rogrammable width & height to meet LCD resolution exactly
□ Sι	upport digital LCD for 8bit-Serial-RGB, 6bit-Serial-RGB, 8bit-Serial-YUV, MIPI-DSI
int	terface(1/2/4 data lane & 1 clock lane)
□ Su	upport RGB565/RGB666 parallel interface.
□ Su	upport 16-bit RGB interface.
□ Su	upport Flip function
□ St	upport rectangle about 16 (Face detection rectangle)sets with global alpha
D St	upport output YUV (422/420) data to dram(not including data in video2 path)
□ Si	upport digital interface
E	BT.601(CCIR601_8b&CCIR601_16b)/BT.656(CCIR656_8b)/BT.1120(CCIR656_16b) output
ŗ	port(8bits Double-Data-Rate capable)
3.3V	/ / 1.8V LCD / Digital video out
■ Gra _l	phic Engine
□ Ge	eometric operation including mirror, flip and rotation
□ Ar	rithmetic operation including addition, subtraction, color keying, logic operation and alpha
ble	ending
	SD blending on YUV
□ RG	GB invert
□ Su	upport anti-alias affine transform
■ True	e Random Number Generator
□ Ge	enerate true random number
2020/12	
Nith resp	pect to the information represented in this document, Novatek makes no warranty, expressed or implied, including the warranties of

DENTIAL SURE!



□ 32-bits Random number generator

■ Video CODEC

- □ Support H.264/AVC codec BP/MP/HP, level 5.1
- □ Support H.265/HEVC codec MP, level 5.0
- □ Support multi-channel encoding with performance up to 5-megapixel@30fps
- □ Support picture resolutions from 208x208 to 4096x4096
- □ Support CBR, VBR and Macro block QP table
- □ Support adaptive quantization
- □ Support frame rotation by 90, 180 and 270 degrees
- □ Support ROI (10 sets) enhancing picture quality
- □ Support OSG function

■ F/W Audio CODEC

- □ AAC encode / decode (32KHz, 48KHz @ 192kbps)
- □ ADPCM /G.711 / G.726
- □ AEC / ANR and ALC

■ H/W Audio CODEC

- ☐ Stereo 16-bits ADC audio recording
- □ Mono 16-bits DAC audio playback
- □ Programmable ALC / Noise Gate (for recording)
- Audio sampling rate: 8k, 11.025k, 12k, 16k, 22.05k, 24k, 32k, 44.1k, 48kHz
- ☐ Support dual microphone inputs
- □ Support 4-channel Digital microphone (MEMS-microphone) inputs

■ JPEG CODEC

- □ Supports Motion JPEG 5 megapixel@30fps encoding
- □ Support ISO/IEC 10918-1 baseline JPEG compression/decompression.
- □ Still image maximum resolutions will be up to 65536x65536 pixels
- □ Support input format: 420, 211
- □ Support Encode/Decode mode, rotate 90, 180, 270 degree (only 420 format)
- □ JPEG supports downloadable Quantization and Huffman tables
- □ Support Exchangeable Image File format (EXIF 2.2.3 and newer)
- □ Support OSG function

■ Digital Audio Interface

- □ Support I2S codec interface
- □ Audio clock generator

2020/12/09 - 8 - Version 0.2



■ Dual Graphic-based OSD (OSG) □ Support 1/2/4-bit palette and ARGB (1555/4444/8888) & RGB565 format / Color key □ Support 2 layers OSD ☐ Fixed OSD layer priority (top to down: OSD1->OSD2->Image) □ Support max. size up to 2624x2624(H.264/H.265) per layer (depend on encoder) ☐ Support Codec video encode OSD function ☐ Support up to 16 regions per layer, all regions can't overlap inside a layer and one macro-block can't have two or more regions inside a layer. □ Support Pixel alpha (ARGB1555, ARGB4444, ARGB8888 and Palette) and Global alpha DENTIAL (RGB565) □ Support OSD QP ■ Storage Memory Controller □ Secure Digital card and SDIO □ Support SD 3.0 □ Support UHS-I: UHS50 (Max. freq. 96MHz) □ Support SPI-NAND and SPI-NOR flash □ Support eMMC v4.41 interface **■ USB** □ Fully compliant with USB2.0 device/host (1 set) □ Support Control / Isochronous / Interrupt and Bulk transfer □ Support PC camera mode ■ Timers □ RTC can be powered by separate backup battery □ Watch dog timer □ 20 programmable HW timers support resolution up to 3MHz and 32 bits counter ■ Peripheral Interface □ Support I2C interface (3 set) □ Support 12 channels PWM including built-in 2 (2 sets) pattern generators for μ-Stepping motor control □ Support GPIO and flexible PWM interface with micro-stepping ☐ Support programmable 3-wired serial interface (with DMA transfer) □ Support SPI interface (only PIO)

2020/12/09 - 9 - Version 0.2

Support UART interface (3 set, 1 with PIO and 2/3 with DMA transfer and support RS485

□ Dedicated SPI for gyroscope reading (only PIO)



standard)

- □ Support Remote interface
- □ Support 2 channels of 9-bit ADC, the max. sample rate up to 12.5 KHz per channel (one is thermal channel)
- □ Embedded Ethernet 10M/100M MAC and TSO/UFO acceleration for reducing the CPU usage.
- □ Embedded Ethernet PHY, Fully compliant with 100BASE-TX, and 10BASE-T PMD level standards (IEEE 802.3, 802.3u)
- □ Embedded temperature sensor for obtaining the internal chip temperature.

■ On-chip Boot Strap Loader

- □ Built-in on-chip mask ROM
- □ User program can be stored in NAND-type flash and external static memory is not necessary
- □ On-chip mask ROM can be disabled
- □ System can boot from SPI NOR/ NAND flash, memory cards, eMMC, Ethernet

■ Triple Voltage Power Supply

- □ 0.9V core logic voltage
- □ 1.5V DDR power for NT98562 , 1.5V/1.35V DDR power for NT98566
- □ 3.3V I/O interface and analog circuit voltage

■ Package

88 pin QFN, 9x9 mm^2



General Description(NT98562)

Novatek NT98562 is a highly-integrated SoC with high image quality, low bitrate, low power consumption, targets on 2Mp to 4Mp Edge-IP camera application. The SoC integrates ARM Cortex A9 CPU core, new generation ISP, H.265/H.264 video compression codec, high performance hardware DLA module, graphic engine, display controller, Ethernet PHY, USB 2.0 Host/Device, audio codec, RTC and SD/SDIO 3.0 to provide best cost performance Edge-IP camera solution.



2020/12/09 - 11 - Version 0.2



General Description(NT98566)


Novatek NT98566 is a highly-integrated SoC with high image quality, low bitrate, low power consumption, targets on 4Mp to 5Mp Edge-IP camera application. The SoC integrates ARM Cortex A9 CPU core, new generation ISP, H.265/H.264 video compression codec, high performance hardware DLA module, graphic engine, display controller, Ethernet PHY, USB 2.0 Host/Device, audio codec, RTC and SD/SDIO 3.0 to provide best cost performance Edge-IP camera solution.



2020/12/09 - 12 - Version 0.2




Block Diagram





Pin Configuration



2020/12/09 - 14 - Version 0.2



Pin Configuration

1.

QFN-88

Pin	Pin Name	Pin	Pin Name	Pin	Pin Name	Pin	Pin Name
1	UART_RX	23	AUD_VCM	45	VCC_IO4	67	SN_HD
2	AD_IN0	24	MIC_R_INP	46	DSI_CAP	68	SN_VD
3	VDDK	25	MIC_L_INP	47	DSI_GPIO9	69	S_GPIO7
4	MC11	26	AVCC_AUD	48	DSI_GPIO8	70	S_GPIO8
5	MC12	27	VDDK	49	DSI_GPIO7	71	VDDM_HSIO
6	MC13	28	ETH_TP	50	DSI_GPIO6*	72	HSI D3N
7	MC14	29	ETH_TN	51	DSI_GPIO5	73	HSI D3P
8	MC15	30	ETH_RP	52	DSI_GPIO4	74	HSI_D2N
9	MC16	31	ETH_RN	53	DSI_GPIO3	75	V HSI_D2P
10	VDD_DDR	32	VCC_EU	54	DSL GPIO2*	76	HSI_CK1N
11	VDD_DDR	33	USB_DM	55	DSI_GPIO1	77	HSI_CK1P
12	VCCL_DRBG	34	USB_DP	56	DSI_GPIO0	78	AVDDC_HSIK
13	VDD_DDR	35	VCC_IO3	57	DSI_GPIO10	79	HSI_CK0N
14	MC0	36	JTAG_TCK	58	XTAL_SYSO\\	80	HSI_CK0P
15	MC1	37	JTAG_TDO	59	XTAL_SYSI	81	HSI_D0N
16	MC2	38	VTAG_TDI	60	(AVCC_MPLL	82	HSI_D0P
17	MC3	39	JTAG_TMS	61	VDDK	83	HSI_D1N
18	VCC_IO2	40	RESET#	62	ETP	84	HSI_D1P
19	MC8	41	VCC_RTC	63	VDDK	85	HSI_CAP
20	MC9	42	XTAL_RTCO	64	SN_MCLK	86	VDDK
21	MC10	43	XTAL_RTCI	65	SN_PXCLK	87	VCC_IO1
22	LINE_OUT	44	TESTEN	66	VDDM_SN	88	UART_TX
89	<u>U</u>	~	EPA	D/G	ND		



Pin Descriptions

I = input port with Schmitt trigger

O = output port with normal driving/sinking

I/O = bi-directional port with normal driving/sinking and Schmitt input

I/O_D = bi-directional port with open drain output and Schmitt input

mvI/O = multi voltage bi-direction port with Schmitt input

I/O_{5VT} = bi-directional port with normal driving/sinking and 5V tolerance input

I/O = bi-direction port with different driving/sinking capability

FIDENTIAL SURE! HSI = high speed serial interface with multi voltage input port

LVD = low voltage detect function pin

p/u = internal pull-up

p/d = internal pull-down

AI = analog input port

AO = analog output port

AI/O = analog bi-directional port

H = output high

L = output low

P = power or ground

Note: * means this pin has interrupted function.



2.

NT98562 88 pins

Total:88 pins

2.1. System interface (8)

Name XTAL SYSI	Type	Reset	Descriptions
XTAL SYSI			Becompaiente
	Al	-	Crystal input for system oscillator. (12MHz)
XTAL_SYSO	AO	-	Output for system oscillator.
RESET#	LVD	p/u	System Reset. Connect a capacitor to ground for reset time control.
TESTEN	I	l p/d	Enable test mode. Keep low for normal operation.
JTAG_TMS / DGPIO3* / BS0	I/O	l p/d	CPU's JTAG test interface / BS20 : BOOT_SRC Note: BOOT_SRC BS3 pin is LCD0 The boot source BS30 setting description:
JTAG_TCK / DGPIO4* / BS1	I/O	I p/d	0x0: SPI_NOR 0x1: SDIO 0x2: SPI_NAND with on die ECC(2 kbytes)
JTAG_TDI // DGPIO5* BS2 JTAG_TDO // DGPIO6* // BS5	1/0	I p/d	0x3: SPI_NAND with RS ECC(2 kbytes) 0x4: ETHERNET 0x5: USB high speed 0x6: SPI_NAND with on die ECC(4 kbytes) 0x7: Reserved 0x8: eMMC(4 bits data bus) 0x9: eMMC(8 bits data bus) 0xA: SPI_NAND with RS ECC(4 kbytes) 0xB: USB full speed 0xC: UART Others: Reserved CPU's JTAG test interface / BS5: EJTAG_SEL EJTAG select 0: GPIO (TRST, TMS, TCK, TDI, TDO are GPIO) 1: EJTAG (assign EJTAG_CH_SEL to JTAG on boot) [Note] When (EJTAG SEL = 1), EJTAG function pin out priority
	RESET# TESTEN JTAG_TMS / DGPIO3* / BS0 JTAG_TCK / DGPIO4* / BS1 JTAG_TDI / DGPIO5* BS2 JTAG_TDO / DGPIO6* /	RESET# LVD TESTEN I JTAG_TMS / DGPIO3* / I/O BS0 JTAG_TCK / DGPIO4* / I/O BS1 JTAG_TDI / DGPIO5* BS2 JTAG_TDO / DGPIO6* / I/O	RESET# LVD p/u TESTEN I I p/d JTAG_TMS / DGPIO3* / I/O I p/d BS0 JTAG_TCK / DGPIO4* / I/O I p/d BS1 JTAG_TDI / DGPIO5* BS2 JTAG_TDO / DGPIO6* / I/O I p/d

2.2. RTC & Power Button Controller (2)

Pin No.	Name	Type	Default	Descriptions
42	XTAL_RTCI	Al	-	Crystal input for real time clock oscillator. (32.768KHz).
43	XTAL RTCO	AO	-	Output for real time clock oscillator.

2.3. Sensor interface (19)

Pin No.	Name	Type	Reset	Descriptions
85	HSI_CAP	Р	-	Internal Supply Voltage decoupling for HSI circuit

2020/12/09 - 17 - Version 0.2





				_
81	HSI_DON /			
0.	HSI_GPIO0*			
82	HSI_DOP /			
	HSI_GPIO1			
83	HSI_D1N /			
	HSI_GPIO2			
84	HSI_D1P /			
	HSI_GPIO3			
79	HSI_CK0N /			High speed differential sensor interface and parallel
	HSI_GPIO4			interface.
80	HSI_CK0P /			(When sensor interface is configured as high speed
	HSI_GPIO5	HSI	l p/d	differential sensor interface, the clock lane should be a
74	HSI_D2N /		1.	dedicated differential lane.
	HSI_GPIO6			And each data lanes may be permuted in established
75	HSI_D2P /			group, refer to below table)
	HSI_GPIO7			
72	HSI_D3N /			
	HSI_GPIO8			
73	HSI_D3P /			
	HSI_GPIO9			
76	HSI_CK1N /			
	HSI_GPIO10			
77	HSI_CK1P /	1	7 ((
	HSI_GPIO11*			
				Programmable Clock output for sensor
	on Mark		. 6	BS 2: WDT_FAIL_RESET_FUNC
0.4	SN_MCLK V		"UG	Enable WDT fail reset function. Enable this function can
64	S_GPIO[0] /	mvl/O	/p/d	skip internal storage when internal storage boot failed.
	B\$12	$\mathcal{J} \mathcal{J} \mathcal{J}$	ツ゜	(boot from SPI nand/SPI nor /eMMC)
11/21		()) `		0: Enable
- u	SN PXCLK /			1: Disable
65	_	mvl/O	l n/d	Sensor Pixel Clock Input
UO	SN2_MCLK / S GPIO[1]*	IIIVI/O	I p/d	Programmable Clock output for sensor 2
	SN VD /			Sonsor Vertical and Horizontal Suna input / output
68	_	mvl/O	I p/d	Sensor Vertical and Horizontal Sync input / output BS98 : ETH_MODE_SEL (Only referred by f/w)
00	S_GPIO[2]* / BS8	11101/0	ı p/u	The boot source BS98 setting description:
				0: Embedded PHY
	SN_HD /			1: RMII (refclk output mode)
67	S_GPIO[3] /	mvl/O	I p/d	2: RMII (refclk input mode)
	BS9			3: Reserved
	S GPIO[7] /			
69	SN SCK /	mvl/O _D	l p/u	General serial interface 0 clock output.
	I2C SCL	11141100	1 2/4	I2C-BUS clock output(Open Drain IO structure)
	S GPIO[8] /			
70	SN DAT /	mvl/O _D	I p/u	General serial interface 0 data output.
	I2C_SDA	" 🔾	. ,, ,,	I2C-BUS data input / output(Open Drain IO structure)

Note*: The pin can trigger interrupt.

2020/12/09 - 18 - Version 0.2





Note1: The input voltage of HSI_GPI corresponds to VDDM_HSIO.

Note2: The mvI/O voltage of Sensor interface corresponds to VDDM_SN.

Name	MIPI/LVDS/HiSF	٦į	MIPI / HiSPi		Parallel		CCIR601			
	(1C4D)		SIE1 & 2 (1C2D	x2)	SIE1 (RAW1	12)	SIE1 (8 bits)			
HSI _GPI[0]	HSI_D0N	ı	HSI_D0N	ı	SN_D2	Ι				
HSI _GPI[1]	HSI_D0P	Ι	HSI_D0P	-	SN_D3	Ι				
HSI _GPI[2]	HSI_D1N	ı	HSI_D1N	ı	SN_D4	- 1	SN_YC0	-		
HSI _GPI[3]	HSI_D1P	ı	HSI_D1P		SN_D5	I	SN_YC1	ı		
HSI _GPI[4]	HSI_CK0N	Π	HSI_CK0N	ı	SN_D6		SN_YC2	-		
HSI _GPI[5]	HSI_CK0P	ı	HSI_CK0P	ı	SN_D7	I	SN_YC3	-		
HSI _GPI[6]	HSI_D2N	ı	HSI2_D0N	ı	SN_D8	I	SN_YC4	Ι		
HSI _GPI[7]	HSI_D2P	Ι	HSI2_D0P	-	SN_D9	Ι	SN_YC5	-		
HSI _GPI[8]	HSI_D3N	I	HSI2_D1N	ı	SN_D10	I	SN_YC6	-		
HSI GPI[9]	HSI D3P	Ι	HSI2 D1P	ı	SN D11(MSB)	I	SN YC7	-		
HSI _GPI[10]			HSI2_CK0N	1	SN_D0	ı				
HSI GPI[11]			HSI2_CK0P	ı	SN D1(LSB)	ı				
			_							
S_GPIO[0]	SN_MCLK	0	SN_MCLK	0	SN_MCLK	0	SN_MCLK	0	~ /// /// //	
S GPIO[1]	SN PXCLK	Ι	SN2 MCLK	ı	SN PXCLK	ı	SN PXCLK	Ι		
S_GPIO[2]	SN_VD	Ι	SN_VD	ı	SN_VD	I/O	SN_VD	T		
S_GPIO[3]	SN_HD	ı	SN_HD	I	SN_HD	I/O	SN_HD			

2.4. Memory Card interface (13)

Pin No.	Name	Туре	Reset	Descriptions
14	MC0 / C_GPIO[0]	1/0	I p/u	
15	MC1 C_GPIO[1]	170	l p/u	Memory Card interface(see below table)
16	MC2 C_GPIO[2]	1/0	1 p/u	menory card interface(see below table)
BAN	MC3 C_GPIO[3]*)/o	l p/u	
19	MC8 / C_GPIO[8] / BS4	I/O	l p/d	Memory Card interface / BS4: EJTAG_CH_SEL EJTAG channel select 0: EJTAG_1 (assign DGPIO2~DGPIO6 to JTAG) 1: EJTAG_2 (assign MC2,MC3,P_GPIO23,P_GPIO24 to JTAG)
20	MC9 / C_GPIO[9]*	I/O	I p/u	Mamany Card interfere (and helpy table)
21	MC10 / C_GPIO[10]	I/O	I p/u	Memory Card interface(see below table)
4	MC11 / C_GPIO[11] / BS7	I/O _{SD}	l p/d	Memory Card interface / BS7 DSI_PROT_EN Enable DSI function 0: DSI PHY function disabled 1: DSI PHY function available
5	MC12 / C_GPIO[12]*	I/O _{SD}	I p/u	Memory Card interface(see below table)
6	MC13 / C_GPIO[13]	I/O _{SD}	I p/u	internory Card internace(see below table)

2020/12/09 - 19 - Version 0.2



7	MC14 / C_GPIO[14]*	I/O _{SD}	I p/u
8	MC15 / C_GPIO[15]	I/O _{SD}	l p/u
9	MC16 / C GPIO[16]*	I/O _{SD}	I p/u

Note*: The pin can trigger interrupt.

Memory card interface pinmux table

	00/10/0/10/		ODI 6 1 /4	4 1 '' \											
Name	SD/MMC/eMM	IC	SPI flash(1~	1 bits)											
	(BS*)		(BS*)												
MC0	eMMC_D0	I/O	SPI_DO/D0	I/O											
MC1	eMMC_D1	I/O	SPI_DI/D1	I/O											
MC2	eMMC_D2	I/O	SPI_WP/D2	I/O											
MC3	eMMC_D3	I/O	SPI_HOLD/D	3 I/O										$n \mid M \mid n$	
MC8	eMMC CLK	0	SPI CLK	0											
MC9	eMMC_CMD	I/O										~ //	II		
MC10	eMMC_RST#		SPI_CS#	0									- //	n n	
Name	SD Card														
	(BS*)														
MC11	SD CLK	0	SPI3 2 CLK	0	PWM4	2	0	12C3 2	SCL	0	I2S	MCLK 2	0	DMCLK 3	0
MC12	CD CMD	I/O	SPI3 2 DO/E	00					11 11 c				_	11	
IVIC 12	SD_CMD		/DIO	IO	PWM5	2	0	12C3_2	SDA	10	I2S	BCLK 2	10	DMDAT0_3	1
MC13	SD_D0	I/O	SPI3_2_CS	0	PWM0	2	0	Uart2_2	CTS	Ι	I2S	SYNC_2	10	DMDAT1_3	_
MC14	CD D1	I/O				(()	1//	9.		7	I2S	SDATAO			
IVIC 14	SD_D1		SPI3_2_DI/D	1 10	PWM1_	2	0	Uart2_2	RTS	O	2		0		
MC15	SD D2	I/O	SPI3 2 RDY	// I	PWM2	2	0	Uart2 2	2 TX	0	128	SDATAI 2	ı		
MC16	SD_D3	I/O		5	PWM3	2	0	Uart2_2	RX	7 1					

Note BS*: In general, it is a resident device. Please choose one of them as boot source(FW).

2.5. UART interface (2)

Pin No.	Name	Туре	Reset	Descriptions
88	P_GPIO[23] V UART_TX	1/O _{5VT}	0	UART Transmit
1	P_GPIO[24]* / UART_RX	I/O _{5VT}	I p/u	UART Receive

2.6. ADC interface (1)

Pin No.	Name	Type	Reset	Descriptions
2	AD_IN0 / AGPIO0	AIO	_	General ADC 0 Input with buffer Gerneal Purpose IO

2.7. Audio Codec(4)

Pin No.	Name	Туре	Reset	Descriptions
23	AUD_VCM	AO	-	Decoupling for audio codec reference voltage.
24	MIC_R_INP	Αl	_	Right channel microphone differential input positive side.
25	MIC_L_INP	Al	-	Left channel microphone differential input positive side.
22	LINE_OUT	AO	-	Right channel Line output.

2020/12/09 - 20 - Version 0.2



2.8. Ethernet interface (4)

Pin No.	Name	Type	Reset	Descriptions
28	ETH_TP	AIO	-	Ethernet transmitter differential pair
29	ETH_TN	AIO	-	Ethernet transmitter differential pair
30	ETH_RP	AIO	- Ethernet receiver differential pair	
31	ETH_RN	AIO	-	Ethernet receiver differential pair

2.9. USB device interface (2)

Pin No.	Name	Type	Reset	Descriptions
34	USB20_DP	AI/O	-	USB2.0 FS/HS Differential Data Plus (D+)
33	USB20 DM	AI/O	-	USB2.0 FS/HS Differential Data Minus (D-)

2.10. DSI GPIO (12)

	` '			
Pin No.	Name	Type	Reset	Descriptions
46	DSI_CAP	Ρ	1	Internal Supply Voltage decoupling for DSI GPIO
56	DSI_GPIO0	AIO	•	MIPI DSI differential clock lane output
55	DSI_GPIO1	AIO	ı	WIFT DSI unletertial clock fathe output
54	DSI_GPIO2*	AIO		
53	DSI_GPIO3	AIO	<u> </u>	
52	DSI_GPIO4	AIQ	-//	
51	DSI_GPIO5	AIO		MIPLDSI differential data lane input / output
50	DSI_GPIQ6*	AIO	, '	iviter bot differential data farie input / output
49	DSI_GPI07	AIO	7	
48	DSI_GPI08	AIQ		
47	DSI_GPIO9	AIO\	1) // //	
57	DSI_GPIQ10*/	AlO		DSI_GPIO10/ BS3 : BOOT_SRC
8,0	BS3		•	The boot source setting table is shown in JTAG interface.

2.11. Power (21)

Pin No.	Name	Туре	Descriptions	
3, 27, 61, 63, 86	VDDK(5)	Р	Core Power	
87	VCC_IO1	Р	General 3.3V I/O Pad Power	
18	VCC_IO2	Р	General 3.3V I/O Pad Power	
35	VCC_IO3	Р	General 3.3V I/O Pad Power	
45	VCC_IO4	Р	General 3.3V I/O Pad Power	
12	VCCL_DRBG	Р	3.3V Bandgap power for Main DRAM PHY	
10,11,13	VDD_DDR	Р	DRAM power	
60	AVCC_MPLL	Р	Analog 3.3V power for Multi-PLL	
41	VCC_RTC	Р	RTC Power	
78	AVDDK_HSI	Р	Analog core power for HSI PHY	
71	VDDM_HSIO	Р	Multi-level input power for HSI Input	
66	VDDM_SN	Р	Multi-level IO power for sensor interface	
26	AVCC_AUD	Р	Analog 3.3V power for Audio Codec	

2020/12/09 - 21 - Version 0.2



NT98562

32	VCC_EU	Р	3.3V power for Ethernet and USB interface
62	ETP	-	Connected 100K Ohm resistor to ground




2020/12/09 - 22 - Version 0.2

0.152 RE 0.18


0.4



Package Information



	TOTAL THICKNESS	
	STAND OFF	
	MOLD THICKNESS	
5	L/F THICKNESS	
	LEAD WIDTH	
i	BODY SIZE	
	LEAD PITCH	_
	EP SIZE	
	LEAD LENGTH	
	PACKAGE EDGE TOLE	RAN
1	MOLD FLATNESS	
1	COPLANARITY	
1	LEAD OFFSET	
	EXPOSED PAD OFFSE	T



TOP VIEW

COPLANARITY APPLIES TO LEADS, CORNER LEADS AND DIE ATTACH PAD.
 TOTAL THICKNESS NOT INCLUDE SAW BURR.

bbb ccc ddd

2020/12/09 - 23 - Version 0.2

— (A3)



Ordering Information

Part No.	NT98562	NT98566		
Package	QFN-88	QFN-88		
- I dokage	9x9 mm^2	9x9 mm^2		
SIP KGD	512Mb DRAM	1Gb DRAM		



2020/12/09 - 24 - Version 0.2



Important Notice

NT98562 is a product that is not specifically designed and marketed, and shall not be directly and/or knowingly sold or used as to be incorporated into, any of the following products:

- (i) military products or proliferation application (including but not limited to missiles, nuclear, chemical and biological weapons); or
- (ii) commercial space products or applications that are controlled under the U.S. Munitions List (USML); or
- (iii) medical appliances; and
- (iv) automotive driver safety assistant system

furthermore, NT98562 shall not be directly and knowingly shipped to any country subject to "embargo" or exported to, re-exported to, transferred to, or used by any restricted entity, including but not limited to those listed on the U.S. Department of Commerce Entity List, under the U.S. laws and or its applicable regulations (e.g., the U.S. Export Administration Regulations) in effect from time to time.