


EESM5020 Final Report
Topic: 8 bits pipeline RISC-V
Group: Xie Baohui, Huang Zhihong

1. Structure of 8 bits pipeline RISC-V



2. Testing program, corresponding result and 16 bits instruction format [1]

```

274 //=====R2 type=====
275 //LDI rd <= k X[1] <= 51
276 //LDI rd <= k X[2] <= 1
277 //ADD rd <= rd+rs X[2] <= 51+1=52 52=0011_0100
278 //STD [A] <= rs RAM[1] <= X[2]
279 //SUB rd <= rd-rs X[2] <= 52-51=1 1=0000_0001
280 //STD [A] <= rs RAM[2] <= X[2]
281 //AND rd <= rd&rs X[2] <= 0000_0001 DEC 1
282 //STD [A] <= rs RAM[3] <= X[2]
283 //OR rd <= rd|rs X[2] <= 0011_0011 DEC 51
284 //STD [A] <= rs RAM[4] <= X[2]
285 //XOR rd <= rd^rs X[2] <= 0000_0000 DEC 0
286 //STD [A] <= rs RAM[5] <= X[2]
287
288 //=====I type=====
289 //LDI rd <= k X[3] <= 35
290 //LDI rd <= k X[4] <= 6
291 //ADDI rd <= rd+k X[3] <= X[3]+1=36 BIN 0010_0100
292 //SUBI rd <= rd-k X[4] <= X[4]-1=5 BIN 0000_0101
293 //STD [A] <= rs RAM[6] <= X[3]
294 //STD [A] <= rs RAM[7] <= X[4]
295 //ANDI rd <= rd&k X[3] <= X[3]&1=0 BIN 0000_0000
296 //ORI rd <= rd|k X[4] <= X[4]|1=7 BIN 0000_0111
297 //STD [A] <= rs RAM[8] <= X[3]
298 //STD [A] <= rs RAM[9] <= X[4]
299
300 //=====R1 type=====
301 //LDI rd <= k X[4] <= 51
302 //LDI rd <= k X[5] <= 2
303 //LDI rd <= k X[6] <= 2
304
305 //NOT rd <= ~rd X[4] <= ~X[4]=204 BIN 1100_1100
306 //SHL rd <= rd<<1 X[5] <= X[5]<<1=4 BIN 0000_0100
307 //SHR rd <= rd>>1 X[6] <= X[6]>>1=1 BIN 0000_0001
308
309 //STD [A] <= rs RAM[10] <= X[4]
310 //STD [A] <= rs RAM[11] <= X[5]
311 //STD [A] <= rs RAM[12] <= X[6]
312
313 //=====LDD and check result from output=====
314 //LDD rd <= [A] X[1] <= RAM[1] 52
315 //LDD rd <= [A] X[2] <= RAM[2] 1
316 //LDD rd <= [A] X[3] <= RAM[3] 1
317 //LDD rd <= [A] X[4] <= RAM[4] 51
318 //LDD rd <= [A] X[5] <= RAM[5] 0
319 //LDD rd <= [A] X[6] <= RAM[6] 36
320 //LDD rd <= [A] X[7] <= RAM[7] 5
321 //LDD rd <= [A] X[1] <= RAM[8] 0
322 //LDD rd <= [A] X[2] <= RAM[9] 7
323 //LDD rd <= [A] X[3] <= RAM[10] 204
324 //LDD rd <= [A] X[4] <= RAM[11] 4
325 //LDD rd <= [A] X[5] <= RAM[12] 1
326

```

Table 1. Instruction set for the IPN-8 didactic soft processor


					16-bit Instruction Format																
					OPCODE								PARAMETERS								
No.	Mnemonic	Description	Syntax	Micro-operation	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	CLK
J - Type Instructions																					
1	JMP	Direct Jump	JMP k	PC ← k if (C = 1) then PC ← k Else if (C=0) then PC←PC+1	0	0	0	0	0	0	-	-	-	k	k	k	k	k	k	k	2
2	BRC	Branch if carry	BRC k	if (C = 1) then PC ← k Else if (C=0) then PC←PC+1	0	0	0	0	1	0	-	-	-	k	k	k	k	k	k	k	2
3	BRZ	Branch if zero	BRZ k	if (Z = 1) then PC ← k Else if (Z=0) then PC←PC+1	0	0	0	1	0	0	-	-	-	k	k	k	k	k	k	k	2
4	BRV	Branch if overflow	BRV k	if (V = 1) then PC ← k Else if (V=0) then PC←PC+1	0	0	0	1	1	0	-	-	-	k	k	k	k	k	k	k	2
5	JSR	Jump to Subroutine	JSR k	PC ← PC, SP ← SP-1, PC←k	0	0	1	0	0	0	-	-	-	k	k	k	k	k	k	k	2
I - Type Instructions																					
6	ADDI	Immediate addition	ADDI Rd, Rs, k	Rd ← Rd + k	0	1	0	0	0	0	Rd	Rd	Rd	k	k	k	k	k	k	k	3
7	SUBI	Immediate subtraction	SUBI Rd, Rs, k	Rd ← Rd - k	0	1	0	0	1	0	Rd	Rd	Rd	k	k	k	k	k	k	k	3
8	ANDI	Immediate AND	ANDI Rd, Rs, k	Rd ← Rd AND k	0	1	0	1	0	0	Rd	Rd	Rd	k	k	k	k	k	k	k	3
9	ORI	Immediate OR	ORI Rd, Rs, k	Rd ← Rd OR k	0	1	0	1	1	0	Rd	Rd	Rd	k	k	k	k	k	k	k	3
10	LDI	Load immediate	LDI Rd, k	Rd ← k	0	1	1	0	0	0	Rd	Rd	Rd	k	k	k	k	k	k	k	2
11	LDD	Load direct from data memory	LDD Rd, [A]	Rd ← [A]	0	1	1	0	1	0	Rd	Rd	Rd	A	A	A	A	A	A	A	2
12	STD	Store direct to data memory	STD [A], Rs	[A] ← Rs	0	1	1	0	1	1	Rs	Rs	Rs	A	A	A	A	A	A	A	2
R2 - Type Instructions																					
13	ADD	Addition	ADD Rd, Rs, Rr	Rd ← Rd + Rs	1	0	0	0	0	0	Rd	Rd	Rd	Rs	Rs	Rs	Rs	Rs	Rs	Rs	2
14	SUB	Subtraction	SUB Rd, Rs, Rr	Rd ← Rd - Rs	1	0	0	0	1	0	Rd	Rd	Rd	Rs	Rs	Rs	Rs	Rs	Rs	Rs	2
15	AND	Logic AND	AND Rd, Rs, Rr	Rd ← Rd AND Rs	1	0	0	1	0	0	Rd	Rd	Rd	Rs	Rs	Rs	Rs	Rs	Rs	Rs	2
16	OR	Logic OR	OR Rd, Rs, Rr	Rd ← Rd OR Rs	1	0	0	1	1	0	Rd	Rd	Rd	Rs	Rs	Rs	Rs	Rs	Rs	Rs	2
17	LDX	Indirect load from memory	LDX Rd, [Rs]	Rd ← [Rs]	1	0	1	0	0	0	Rd	Rd	Rd	Rs	Rs	Rs	Rs	Rs	Rs	Rs	2
18	STX	Indirect storage to memory	STX [Rd], Rs	[Rd] ← Rs	1	0	1	0	1	0	Rd	Rd	Rd	Rs	Rs	Rs	Rs	Rs	Rs	Rs	2
R1 - Type Instructions																					
19	NOT	Logic NOT	NOT Rd	Rd ← NOT Rd	1	1	1	0	0	0	Rd	Rd	Rd	Rs	Rs	Rs	Rs	Rs	Rs	Rs	2
20	SHL	Shift register left	SHL Rd, Rr	Rd((n-1) ← Rd(n), Rd(0) ← 0	1	1	1	0	1	0	Rd	Rd	Rd	Rs	Rs	Rs	Rs	Rs	Rs	Rs	2
21	SHR	Shift register right	SHR Rd, Rr	Rd((0) ← Rd(n-1), Rd(7) ← 0	1	1	1	0	1	1	Rd	Rd	Rd	Rs	Rs	Rs	Rs	Rs	Rs	Rs	2
22	SWAP	Swap nibbles	SWAP Rd	Rd(7 ← Rd3, Rd6 ← Rd2, Rd5 ← Rd1, Rd4 ← Rd0)	1	1	1	1	1	0	Rd	Rd	Rd	Rs	Rs	Rs	Rs	Rs	Rs	Rs	2
23	PUSH	Push data to stack	PUSH Rr	SP ← Rr, SP ← SP-1	1	1	0	0	0	0	Rs	Rs	Rs	Rs	Rs	Rs	Rs	Rs	Rs	Rs	2
24	POP	Pop data from stack	POP Rr	Rr ← SP, SP ← SP+1	1	1	0	0	1	0	Rd	Rd	Rd	Rs	Rs	Rs	Rs	Rs	Rs	Rs	3
D - Type Instructions																					
25	RET	Return from Routine	RET	PC ← (SP-1)	0	0	1	0	1	0	-	-	-	-	-	-	-	-	-	-	2

3. behavior simulation


Result



Check if the ALU result have been save in the RAM:




Check Pipelining:



Since only 3 bits are required in the last two stages, we reduce the number of bits passing through the last two stages. This is why the last two stages data is different.


4. Synthesis

Result:



The result is same as the behavior simulation.

Check Pipeline:



5. Layout

Verify connectivity and DRC

```
***** End: VERIFY CONNECTIVITY *****
Verification Complete : 0 Viols. 0 Wrngs.
(CPU Time: 0:00:00.1 MEM: 0.000M)


innovus 1> #-check_ndr_spacing auto # enums={true false auto}, default=auto, user setting
#-report riscv8bit.drc.rpt # string, default="", user setting
*** Starting Verify DRC (MEM: 1576.5) ***

VERIFY DRC ..... Starting Verification
VERIFY DRC ..... Initializing
VERIFY DRC ..... Deleting Existing Violations
VERIFY DRC ..... Creating Sub-Areas
VERIFY DRC ..... Using new threading
VERIFY DRC ..... Sub-Area: {0.000 0.000 60.800 59.640} 1 of 1
VERIFY DRC ..... Sub-Area : 1 complete 0 Viols.



Verification Complete : 0 Viols.

*** End Verify DRC (CPU: 0:00:00.1 ELAPSED TIME: 1.00 MEM: 0.0M) ***
```

layout



Histogram of hold time violation and setup time violation:



6. Layout post simulation:

Result



7. Report

Synthesis area report

```

1  Report : area
2  Design : riscv8bit
3  Version: P-2019.03-SP5
4  Date   : Sun May 29 21:54:33 2022
5  *****
6  Library(s) Used:
7
8  NangateOpenCellLibrary (File: /afs/ee.ust.hk/staff/ee/dept/public/e
9
10
11 Number of ports: 596
12 Number of nets: 1321
13 Number of cells: 705
14 Number of combinational cells: 517
15 Number of sequential cells: 169
16 Number of macros/black boxes: 0
17 Number of buf/inv: 104
18 Number of references: 2
19
20 Combinational area: 621.110006
21 Buf/Inv area: 57.988000
22 Noncombinational area: 764.217972
23 Macro/Black Box area: 0.000000
24 Net Interconnect area: undefined (Wire load has zero net area)
25
26 Total cell area: 1385.327978
27 Total area: undefined
28
29
30
31

```

Synthesis power report

```

21 Design Wire Load Model Library
22
23
24 riscv8bit SK_hvratio_1_1 NangateOpenCellLibrary
25
26
27 Global Operating Voltage = 0.95
28 Power-specific unit information :
29 Voltage Units = 1V
30 Capacitance Units = 1.000000ff
31 Time Units = 1ns
32 Dynamic Power Units = 1uW (derived from V,C,T units)
33 Leakage Power Units = 1nW
34
35
36 Cell Internal Power = 169.2236 uW (92%)
37 Net Switching Power = 14.1995 uW (8%)
38
39 Total Dynamic Power = 183.4232 uW (100%)
40
41 Cell Leakage Power = 17.2393 uW
42
43
44
45 Power Group Internal Switching Leakage Total
46 Power Power Power Power ( % ) Attrs
47
47 io_pad 0.0000 0.0000 0.0000 0.0000 ( 0.00%)
48 memory 0.0000 0.0000 0.0000 0.0000 ( 0.00%)
49 black_box 0.0000 0.0000 0.0000 0.0000 ( 0.00%)
50 clock_network 0.0000 0.0000 0.0000 0.0000 ( 0.00%)
51 register 162.2012 3.0951 8.9738e+03 174.2700 ( 86.85%)
52 sequential 0.0000 0.0000 0.0000 0.0000 ( 0.00%)
53 combinational 7.0224 11.1045 8.2655e+03 26.3924 ( 13.15%)
54
55 Total 169.2236 uW 14.1995 uW 1.7239e+04 nW 200.6624 uW
56
57

```

Synthesis timing report

```

17 Startpoint: ram_data[0]
18 (input port clocked by clk)
19 Endpoint: data_from_ram[0]
20 (output port clocked by clk)
21
22 clock clk (rise edge) 5.00 5.00
23 clock network delay (ideal) 0.00 5.00
24 output external delay -1.00 4.00
25 data required time
26 -----
27 data required time 4.00
28 data arrival time -1.15
29
30 slack (MET) 2.85
31
32
33
34 Startpoint: rst_registerfile
35 (input port clocked by clk)
36 Endpoint: id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_7__0_
37 (rising edge-triggered flip-flop clocked by clk)
38
39
40 clock clk (rise edge) 5.00 5.00
41 clock network delay (ideal) 0.00 5.00
42 id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_7__0_/CK (DFF_X1) 0.00 5.00 r
43 library setup time -0.19 4.81
44 data required time 4.81
45 -----
46 data required time 4.81
47 data arrival time -2.24
48
49 slack (MET) 2.58
50

```



```

119
120 Startpoint: pc1/pc_increment_address_reg_0_
121         (rising edge-triggered flip-flop clocked by clk)
122 Endpoint: pc_increment_address[0]
123         (output port clocked by clk)

151 clock clk (rise edge)                    5.00    5.00
152 clock network delay (ideal)                0.00    5.00
153 output external delay                     -1.00    4.00
154 data required time                        -----
155                                         4.00
156 data required time                        -----
157 data arrival time                          -0.35
158                                         -----
159 slack (MET)                               3.65
160

162 Startpoint: id_to_wb1/id_and_ex1/id1/idx1/alu_src_idx_output_reg
163         (rising edge-triggered flip-flop clocked by clk)
164 Endpoint: id_to_wb1/id_and_ex1/exmem1/alu_result_exmem_output_reg_7_
165         (rising edge-triggered flip-flop clocked by clk)

233 clock clk (rise edge)                    5.00    5.00
234 clock network delay (ideal)                0.00    5.00
235 id_to_wb1/id_and_ex1/exmem1/alu_result_exmem_output_reg_7_/CK (DFF_X1) 0.00    5.00
236 library setup time                       -0.16    4.84
237 data required time                        -----
238                                         4.84
239 data required time                        -----
240 data arrival time                          -3.66
241                                         -----
242 slack (MET)                               1.18
243

```

Layout area report

1	Inst Name	Module Name	Inst Count	Total Area
2				
3	riscv8bit		673	1379.742
4	id_to_wb1	id_to_wb	647	1315.184
5	id_to_wb1/id_and_ex1	id_and_ex	595	1185.296
6	id_to_wb1/id_and_ex1/alu1	alu	117	176.899
7	id_to_wb1/id_and_ex1/alu1/r367	alu_DW01_add_0	9	32.452
8	id_to_wb1/id_and_ex1/alu1/r368	alu_DW01_sub_0	9	32.186
9	id_to_wb1/id_and_ex1/exmem1	exmem	47	129.019
10	id_to_wb1/id_and_ex1/id1	id	438	878.066
11	id_to_wb1/id_and_ex1/id1/control1	control	13	11.978
12	id_to_wb1/id_and_ex1/id1/idx1	idx	75	287.214
13	id_to_wb1/id_and_ex1/id1/idx1	ifid	33	89.988
14	id_to_wb1/id_and_ex1/id1/registerfile1	registerfile	387	566.314
15	id_to_wb1/memw1	memw	51	128.478
16	pc1	pc	25	63.388
17	pc1/add_20	pc_DW01_inc_0	8	18.888
18				

Layout power report

44	Total Power					
45						
46	Total Internal Power:	0.18871216	62.6092%			
47	Total Switching Power:	0.09486369	31.4730%			
48	Total Leakage Power:	0.01783714	5.9178%			
49	Total Power:	0.30141298				
50						
51						
52	Group	Internal Power	Switching Power	Leakage Power	Total Power	Percentage (%)
53	Sequential	0.1371	0.01659	0.00914	0.1628	54.03
54	Macro	0	0	0	0	0
55	IO	0	0	0	0	0
56	Combinational	0.04358	0.04261	0.008582	0.09477	31.44
57	Clock (Combinational)	0.00802	0.03566	0.0001149	0.0438	14.53
58	Clock (Sequential)	0	0	0	0	0
59						
60						
61						
62						
63	Total	0.1887	0.09486	0.01784	0.3014	100
64						
65						
66						
67	Rail	Voltage	Internal Power	Switching Power	Leakage Power	Total Power
68						
69						
70	VDD	0.95	0.1887	0.09486	0.01784	0.3014
71						
72						
73	Clock		Internal Power	Switching Power	Leakage Power	Total Power
74						
75	clk		0.00802	0.03566	0.0001149	0.0438
76						
77						
78	Total (excluding duplicates)		0.00802	0.03566	0.0001149	0.0438
79						
80						

Layout setup time violation timing report

9					
10	optDesign Final SI Timing Summary				
11					
12					
13					
14	Setup mode	all	reg2reg	default	
15					
16	WNS (ns):	1.599	1.599	2.969	
17	TNS (ns):	0.000	0.000	0.000	
18	Violating Paths:	0	0	0	
19	All Paths:	203	145	203	
20					
21					
22					
23					
24	DRVs				
25		Nr nets(terms)	Worst Vio	Nr nets(terms)	
26					
27	max_cap	0 (0)	0.000	0 (0)	
28	max_tran	0 (0)	0.000	0 (0)	
29	max_fanout	0 (0)	0	0 (0)	
30	max_length	0 (0)	0	0 (0)	
31					
32					
33	Density: 59.593%				
34	Total number of glitch violations: 0				
35					
36					

Layout hold time violation timing report

9					
10	optDesign Final SI Timing Summary				
11					
12					
13					
14	Hold mode	all	reg2reg	default	
15					
16	WNS (ns):	0.048	0.048	0.977	
17	TNS (ns):	0.000	0.000	0.000	
18	Violating Paths:	0	0	0	
19	All Paths:	203	145	203	
20					
21					
22					
23					
24	DRVs				
25		Nr nets(terms)	Worst Vio	Nr nets(terms)	
26					
27	max_cap	0 (0)	0.000	0 (0)	
28	max_tran	0 (0)	0.000	0 (0)	
29	max_fanout	0 (0)	0	0 (0)	
30	max_length	0 (0)	0	0 (0)	
31					
32					
33	Density: 59.593%				
34	Total number of glitch violations: 0				
35					
36					

Reference: [1] Hernandez Zavala, A., Camacho Nieto, O., Huerta Ruelas, J.A., Carvalho Dominguez, A.R., 2015. Design of a General Purpose 8-bit RISC Processor for Computer Architecture Learning. Computación y Sistemas 19. doi:10.13053/cys-19-2-1941