
EESM5020 Final Report


Topic: 8 bits pipeline RISCV

Group: Xie Baohui, Huang Zhihong

1. Structure of 8 bits pipeline RISCV



2. Testing program, corresponding result and 16 bits instruction format [1]




3. behavior simulation


Result



Check if the ALU result have been save in the RAM:




Check Pipelining:



Since only 3 bits are required in the last two stages, we reduce the number of bits passing through the last two stages. This is why the last two stages data is different.


4. Synthesis

Result:



The result is same as the behavior simulation.

Check Pipeline:



5. Layout

Verify connectivity and DRC

```
******** End: VERIFY CONNECTIVITY *******

Verification Complete: 0 Viols. 0 Wrngs.
(CPU Time: 0:00:00.1 MEM: 0.000M)

innovus 1> #-check_ndr_spacing auto  # enums={true false auto}, default=auto, user setting
#-report riscv8bit.drc.rpt  # string, default="", user setting


**** Starting Verify DRC (MEM: 1576.5) ***

VERIFY DRC .... Starting Verification
VERIFY DRC .... Initializing
VERIFY DRC .... Deleting Existing Violations
VERIFY DRC .... Creating Sub-Areas
VERIFY DRC .... Using new threading
VERIFY DRC .... Sub-Area: {0.000 0.000 60.800 59.640} 1 of 1
VERIFY DRC .... Sub-Area: 1 complete 0 Viols.


Verification Complete: 0 Viols.


*** End Verify DRC (CPU: 0:00:00.1 ELAPSED TIME: 1.00 MEM: 0.0M) ***
```

layout




Histogram of hold time violation and setup time violation:





6. Layout post simulation:

Result



7. Report

Synthesis area report

```
2 Report : area
4 Design : riscv8bit
5 Version: P-2019.03-SP5
6 Date : Sun May 29 21:54:33 2022
7
  NangateOpenCellLibrary (File: /afs/ee.ust.hk/staff/ee/dept/public/e
  12
3Number of ports:
14 Number of nets:
15 Number of cells:
16 Number of cells:
16 Number of sequential cells:
18 Number of sequential cells:
18 Number of macros/black boxes:
19 Number of buf/inv:
20 Number of references:
21
22 Combinational area:
23 Buf/Inv area:
24 Noncombinational area:
25 Macro/Black Box area:
26 Net Interconnect area:
27
28 Tetri
                                                                          621.110006
57.988000
764.217972
0.000000
undefined (Wire load has zero net area)
                                                                            1385.327978
undefined
```

Synthesis power report

```
Total Power ( % ) Attrs

0.0000 ( 0.00%) 
0.0000 ( 0.00%) 
0.0000 ( 0.00%) 
0.0000 ( 0.00%) 
0.0000 ( 0.00%)
```

Synthesis timing report

```
17
 19
 20
    clock clk (rise edge)
clock network delay (ideal)
output external delay
data required time
                                                                                           4.00
    data required time
data arrival time
                                                                                          -1.15
    slack (MET)
                                                                                           2.85
63
     Startpoint: rst_registerfile
                      (input port clocked by clk)
     Endpoint: id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_7__0_
                  (rising edge-triggered flip-flop clocked by clk)
     clock clk (rise edge) 5.00 clock network delay (ideal) 0.00 id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_7_0_/CK (DFF_X1) library setup time data required time ^{-0.19}
     data required time
data arrival time
                                                                                               4.81
    slack (MET)
```

```
120
          Startpoint: pc1/pc_increment_address_reg_0_
  121
                             (rising edge-triggered flip-flop clocked by clk)
  122
          Endpoint: pc_increment_address[0]
123
                          (output port clocked by clk)
      clock clk (rise edge)
clock network delay (ideal)
output external delay
data required time
                                                                                                          5.00
153
154
155
                                                                                                         -0.35
      data arrival time
159
160
      slack (MET)
162
       Startpoint: id_to_wb1/id_and_ex1/id1/idex1/alu_src_idex_output_reg (rising edge-triggered flip-flop clocked by clk)
163
       Endpoint: id_to_wb1/id_and_ex1/exmem1/alu_result_exmem_output_reg_7_
                      (rising edge-triggered flip-flop clocked by clk)
      clock clk (rise edge) 5.00 clock network delay (ideal) 0.00 id_to_wb1/id_and_ex1/exmem1/alu_result_exmem_output_reg_7_/CK (DFF_X1) library setup time -0.16 data required time
      slack (MET)
                                                                                                1.18
```

Layout area report

1	Hinst Name	Module Name	Inst Count	Total Area
2				
3	riscv8bit		673	1379.742
4	id_to_wb1	id_to_wb	647	1315.104
5	id_to_wb1/id_and_ex1	id_and_ex	595	1185.296
6	id_to_wb1/id_and_ex1/alu1	alu	117	176.896
7	id_to_wb1/id_and_ex1/alu1/r367	alu_DW01_add_0	9	32.452
8	id_to_wb1/id_and_ex1/alu1/r368	alu_DW01_sub_0	9	32.186
8	id_to_wb1/id_and_ex1/exmem1	exmem	47	129.016
10	id_to_wb1/id_and_ex1/id1	id	430	878.066
11	id_to_wb1/id_and_ex1/id1/control1	control	13	11.976
12	id_to_wb1/id_and_ex1/id1/idex1	idex	75	207.214
13	id_to_wb1/id_and_ex1/id1/ifid1	ifid	33	89.908
14	id_to_wb1/id_and_ex1/id1/registerfile1	registerfile	307	566.314
15	id_to_wb1/memwb1	memwb	51	128.478
16	pc1	рс	25	63.308
17	pc1/add_20	pc_DW01_inc_0	8	18.088
18				

Layout power report

	l Power						
15	l Internal Pow			62.6092%			
			.18871216	31.4730%			
	l Switching Po		.09486360				
	Leakage Power		.01783714	5.9178%			
	L Power:		.30141290				
51							
2							
53 Group			Internal	Switching	Leakage	Total	Percentage
54 Group	P		Power	Power	Power	Power	
			FOWEI.	FOWEI.	FOWer.	FOWEI.	(/4)
6 Seaue			0.1371	0.01659	0.00914	0.1628	54.03
7 Macro			0112712	0.01039	0.00024	0.1010	9
8 TO			9	9	9	9	9
9 Comb	inational		0.04358	0.04261	0.008582	0.09477	31.44
	k (Combination	a1)	0.00802	0.03566		0.0438	14.53
	k (Sequential)	,	9	9	9	9	9
3 Total	1		0.1887	0.09486	0.01784	0.3014	100
4							
55							
56							
7 Rail		Voltage	Internal		Leakage	Total	Percentage
18			Power	Power	Power	Power	(%)
9							
ODV O		0.95	0.1887	0.09486	0.01784	0.3014	100
/1							
12							
73 Clock	k		Internal		Leakage	Total	Percentage
14			Power	Power	Power	Power	(%)
5							
6 clk			0.00802	0.03566	0.0001149	0.0438	14.53
7							
	l (excluding d		0.00802	0.03566	0.0001149	0.0438	14.53

Layout setup time violation timing report

0						
9						
10	optDesign Fir	al SI	Timing S	ummary		
11						
12						
13	+	+				+
14	Setup mode	- 1	all	reg2reg	default	
15		+				+
16			1.599	1.599	2.969	I
17			0.000	0.000	0.000	I
18				9	0	Į.
19	All Pat	:hs:	203	145	203	
20	+	+				+
21						
22	! !					
23				Real		Total
24	DRVs					
25		Nr r	nets(terr	ns) Wors	st Vio	Nr nets(terms)
25 26						
25 26 27	max_cap		0 (0)	0	.000	0 (0)
25 26 27 28	max_cap max_tran		0 (0) 0 (0)	0	.000	0 (0)
25 26 27 28 29	max_cap max_tran max_fanout		0 (0) 0 (0) 0 (0)	0	.000	0 (0) 0 (0) 0 (0)
25 26 27 28 29 30	max_cap max_tran		0 (0) 0 (0)	0	.000	0 (0)
25 26 27 28 29 30 31	max_cap max_tran max_fanout		0 (0) 0 (0) 0 (0)	0	.000	0 (0) 0 (0) 0 (0)
25 26 27 28 29 30 31 32	max_cap max_tran max_fanout max_length		0 (0) 0 (0) 0 (0)	0	.000	0 (0) 0 (0) 0 (0)
25 26 27 28 29 30 31 32 33	max_cap max_tran max_fanout max_length Density: 59.593%		0 (0) 0 (0) 0 (0) 0 (0)	0.	.000	0 (0) 0 (0) 0 (0)
25 26 27 28 29 30 31 32 33	max_cap max_tran max_fanout max_length		0 (0) 0 (0) 0 (0) 0 (0)	0.	.000	0 (0) 0 (0) 0 (0)
25 26 27 28 29 30 31 32 33 34	max_cap max_tran max_fanout max_length Density: 59.593%		0 (0) 0 (0) 0 (0) 0 (0)	0.	.000	0 (0) 0 (0) 0 (0)

Layout hold time violation timing report

9						
10	optDesign Fir	nal SI Timing	Summary			
11						
12	2					
13	+	+			+	
14	Hold mode	all	reg2reg	default	1	
15		+			*	
16			0.048	0.977	!	
17			0.000	0.000	!	
18			0	0		
19		:hs: 203	145	203	1	
20					+	
27						
23			Real		Total	ľ
			Keat		IOCAL	i
24	DRVs	Nr nets/ter	+	t Vio		ļ
	DRVs	Nr nets(ter	+	st Vio	Nr nets(terms)	
24	DRVs -		ns) Wor	t Vio	Nr nets(terms)	
24 25 26	DRVs -	Nr nets(ter	ns) Wor		Nr nets(terms)	
24 25 26 27	DRVs max_cap max_tran	0 (0)	ns) Wor	.000	Nr nets(terms)	1
24 25 26 27 28	DRVs DRVs	0 (0) 0 (0)	ns) Wor	.000	Nr nets(terms) 0 (0) 0 (0)	1 + 1 1 1
24 25 26 27 28 29 30 31	DRVs max_cap max_tran max_fanout max_length	0 (0) 0 (0) 0 (0)	ns) Wor	.000	Nr nets(terms) 0 (0) 0 (0) 0 (0)	1 + 1 1 1 1
24 25 26 27 28 29 30 31 32	DRVs max_cap	0 (0) 0 (0) 0 (0)	ns) Wor	.000	Nr nets(terms) 0 (0) 0 (0) 0 (0)	
24 25 26 27 28 29 30 31 32 33	DRVs max_cap	0 (0) 0 (0) 0 (0) 0 (0)	ns) Wor:	.000	Nr nets(terms) 0 (0) 0 (0) 0 (0)	1 + 1 1
24 25 26 27 28 29 30 31 32 33	DRVs max_cap max_tran max_fanout max_length Density: 59.593% Total number of gl	0 (0) 0 (0) 0 (0) 0 (0)	ns) Wor:	.000	Nr nets(terms) 0 (0) 0 (0) 0 (0)	1 + 1 1 1 1 1
24 25 26 27 28 29 30 31 32 33	DRVs max_cap max_tran max_fanout max_length Density: 59.593%	0 (0) 0 (0) 0 (0) 0 (0)	ns) Wor:	.000	Nr nets(terms) 0 (0) 0 (0) 0 (0)	

Reference: [1] Hernandez Zavala, A., Camacho Nieto, O., Huerta Ruelas, J.A., Carvallo Dominguez, A.R., 2015. Design of a General Purpose 8-bit RISC Processor for Computer Architecture Learning. Computación y Sistemas 19. doi:10.13053/cys-19-2-1941