

Design Assignment 2: Design a Programmable FIR Filter

Due Date: 2 May, 2022

Baohui Xie

Objective

This assignment will guide you to be more familiar with writing Verilog code. In this assignment, you are going to use the most basic arithmetic units in a typical ALU (i.e. adder and multiplier) to implement a simple programmable 6-tap FIR filter based on the given structure.

Hand In

The full design flow, including synthesis and P&R, is required to be done. Please submit all the materials listed at the end of this assignment.

Synopsys Setup and Template Project


You can use the same template project as that in the last assignment. You need to write your own Verilog code and modify the sample scripts in the template project to cater for your design.

Assignment: A simple Programmable 6-tap FIR Filter Design using pipelined structure

A 4-tap low pass FIR filter can be represented as follows:

$$y(n) = a_0 * x(n) + a_1 * x(n-1) + a_2 * x(n-2) + a_3 * x(n-3)$$

where both the coefficient a_i and the input $x(i)$ are 16-bit 2s complement number. The direct implementation of this filter is shown in the following figure:



where DFF represents the delay element. It can be a D flip flop controlled by the clock signal. In this section, you need to implement a programmable 6-tap FIR filter based on the pipeline structure. The user can control the number of taps, which is ranging from 2 to 6, by sending a 3-bit control word. In this filter design, you need to decide the bit width of the intermediate data and the output such that there is no overflow in the computation. The adder and multiplier can be implemented using simple $+$ and $*$ syntax, i.e. using Synopsys DesignWare IP.

Verilog source code:

```
1 // =====
2 // Filename: FIR_filter.v
3 // Author: XIE BAOHUI
4 // Email: bxieaf@connect.ust.hk
5 // Affiliation: Hong Kong University of Science and Technology
6 // -----
7 //
8 // This file implements an 6 tap FIR_filter.
9 // The FIR_filter accepts 6 coefficient, and user can control the number of tap in the range of
10 // 2 to 6 by sending 3 bit control word. The relation of input operands with output
11 // results can be expressed as follows:
12 //
13 //          y[n] = a0*x[n]+a1*x[n-1]+a2*x[n-2]+a3*x[n-3]+a4*x[n-4]+a5*x[n-5]
14 //
15 // =====
16 timescale 1ns/1ps
17 module FIR_filter#(parameter width = 16) (
18     output wire signed [2*width-1:0] outData,
19     input wire signed [width-1:0] inData,
20     input wire [2:0] tap_control,
21     input wire reset,
22     input wire clk
23 );
24
25 wire signed [width-1:0] ai[5:0]; //filter coefficient ai
26 reg signed [width-1:0] xi[5:0]; //register for input data
27 reg signed [2*width-1:0] product[5:0];
28 reg signed [2*width-1:0] sum;
29 integer i;
30 assign ai[0] = 16'd0.3;
31 assign ai[1] = 16'd0.3;
32 assign ai[2] = 16'd0.3;
33 assign ai[3] = 16'd0.3;
34 assign ai[4] = 16'd0.3;
35 assign ai[5] = 16'd0.3;
36 always @(posedge clk or negedge reset) begin
37     if(!reset) begin
38         for (i=0; i<6; i=i+1) begin: resetData
39             xi[i] <= 16'b0000000000000000;
40             product[i] <= 32'b00000000000000000000000000000000;
41         end
42         sum <= 32'b00000000000000000000000000000000;
43     end else begin
44         xi[0] <= inData;
45         for (i=0; i<5; i=i+1) begin: RegisterShift_inData
46             xi[i+1] <= xi[i];
47         end
48         case(tap_control)
49             3'b010: begin
50                 product[0] <= ai[0] * xi[0];
51                 product[1] <= ai[1] * xi[1];
52                 sum <= product[0] + product[1];
53             end
54             3'b011: begin
55                 product[0] <= ai[0] * xi[0];
56                 product[1] <= ai[1] * xi[1];
57                 product[2] <= ai[2] * xi[2];
58                 sum <= product[0] + product[1] + product[2];
59             end
60             3'b100: begin
61                 product[0] <= ai[0] * xi[0];
62                 product[1] <= ai[1] * xi[1];
63                 product[2] <= ai[2] * xi[2];
64                 product[3] <= ai[3] * xi[3];
65                 sum <= product[0] + product[1] + product[2] + product[3];
66             end
67             3'b101: begin
68                 product[0] <= ai[0] * xi[0];
69                 product[1] <= ai[1] * xi[1];
70                 product[2] <= ai[2] * xi[2];
71                 product[3] <= ai[3] * xi[3];
72                 product[4] <= ai[4] * xi[4];
73                 sum <= product[0] + product[1] + product[2] + product[3] + product[4];
74             end
75             3'b110: begin
76                 product[0] <= ai[0] * xi[0];
77                 product[1] <= ai[1] * xi[1];
78                 product[2] <= ai[2] * xi[2];
79                 product[3] <= ai[3] * xi[3];
80                 product[4] <= ai[4] * xi[4];
81                 product[5] <= ai[5] * xi[5];
82                 sum <= product[0] + product[1] + product[2] + product[3] + product[4] + product[5];
83             end
84             default: begin
85                 product[0] <= ai[0] * xi[0];
86                 product[1] <= ai[1] * xi[1];
87                 sum <= product[0] + product[1];
88             end
89         endcase
90     end
91 end
92
93
94
95
96 assign outData = sum;
97 endmodule
98
99
```

Verilog testbench:

```

1  //=====
2  // Filename: FIR_filter_tb.v
3  // Author: XIE BAOHUI
4  // Email: bxieaf@connect.ust.hk
5  // Affiliation: Hong Kong University of Science and Technology
6  //
7  //
8  // This file exports the testbench for FIR_filter module.
9  //=====
10 `timescale 1ns/1ps
11 module FIR_filter_tb;
12 //
13 // Interface of the FIR filter module
14 //
15 //input
16 reg clk ;
17 reg reset ;
18 reg [2:0] tap_control;
19 reg signed [15:0] inData;
20 //output
21 wire signed [31:0] outData;
22 //inputSignal file
23 reg [15:0] signal[0:350];
24 integer i;
25 integer outputSignal;
26 //
27 // Instantiate the FIR filter
28 //
29 FIR_filter uut (outData[31:0], inData[15:0], tap_control[2:0], reset, clk);
30
31 `ifdef SDF_FILE
32 initial begin
33     $sdf_annotate('SDF_FILE, uut);
34 end
35 `endif
36
37 //=====
38 //clk generating
39 initial begin
40     clk = 1'b0 ;
41     forever begin
42         #50;
43         clk = ~clk;
44     end
45 end
46
47 //=====
48 // reset
49 initial begin
50     reset = 1'b1 ;
51     #10 reset = 1'b0 ;
52     #10 reset = 1'b1;
53 end
54 initial $readmemb("/afs/ee.ust.hk/staff/ee/bxieaf/eesm5020/FIR_FILTER/matlab/inputSignal.txt", signal);
55 //=====
56 //open the target file before writing
57 initial begin
58     outputSignal=$fopen("/afs/ee.ust.hk/staff/ee/bxieaf/eesm5020/FIR_FILTER/matlab/outputSignal.txt");
59 end
60
61 //=====
62 // read signal data into register
63
64 initial begin: inputSin
65     tap_control = 3'b110; //define number of tab
66     for(i=0;i<350;i=i+1) begin: inputData
67         inData=signal[i];
68         #50;
69         $fwrite(outputSignal,"%d\n",outData);
70         #50;
71     end
72     $fclose(outputSignal);
73     $finish;
74 end
75
76 endmodule

```


MATLAB code for generating signal with noise

```
FIR_filter_tb.v  baohui.m
1  a0=3600;
2  f0=0.08;
3  t=1:350;
4  origin=a0*sin(2*pi*f0*t);
5  figure(1);
6  subplot(4,1,1);
7  plot(t,origin);
8  title('base signal');
9
10 a1=2500;
11 f1=f0*20;
12 carry=a1*sin(2*pi*f1*t);
13 figure(1);
14 subplot(4,1,2);
15 plot(t,carry);
16 title('carrier signal');
17 inputSignal=fopen('inputSignal.txt','w');
18 signal=dec2bin(round(origin+carry+6100),16);
19 for i=1:350;
20     fprintf(inputSignal, '%s\n',signal(i,:));
21 end
22 fclose(inputSignal);
23 figure(1);
24 subplot(4,1,3);
25 plot(t,bin2dec(signal));
26 title('input signal');
27
28 outputSignal=fopen('outputSignal.txt','r');
29 outSignal=fscanf(outputSignal,'%d');
30 subplot(4,1,4);
31 plot(t,outSignal);
32 title('FIR_outSignal');
```


Comment:

In this design, MATLAB is used as a signal generator. As shown in the above MATLAB source code, the main signal is a sin function waveform with a very low frequency about 0.08 and the magnitude is around 3600, while the carry noise is about 20 times higher frequency than the main signal, and the magnitude is 2500. After the filtering, the output signal will be packaged to the file “outputSignal.txt” and read by the MATLAB. For the control signal of number of tap, I did not write the process to change the tap control signal. If the user wants to test the filter under the other tap condition, they should change the tap setup under the testbench file directly.

2. Behavior simulation of the FIR filter.



The graph above shows the comparison between the input signal with noise on it and the relatively clean output signal. And, the following is the signal observe from MATLAB.



From the above graph, it is easy to observe the difference between signal with noise and the output signal after the filtering.

Critical path report:

```

1 Report : timing
2 -path full
3 -delay max
4 -nets
5 -max_paths 1
6 -transition_time
7 Design : FIR_filter
8 Version : P-2019.03-SP5
9 Date : Sun May 1 21:17:16 2022
10
11 Operating Conditions: slow Library: NangateOpenCellLibrary
12 Wire Load Model Mode: top
13
14 Startpoint: tap_control[0]
15 (input port clocked by clk)
16 Endpoint: product_reg_2_18
17 (rising edge-triggered flip-flop clocked by clk)
18 Path Group: REGIN
19 Path Type: max
20
21 Des/Clust/Port Wire Load Model Library
22 FIR_filter SK_hvratio_1_1 NangateOpenCellLibrary
23
24 Attributes:
25 d - dont_touch
26 u - dont_use
27 mo - map_only
28 so - size_only
29 i - ideal_net or ideal_network
30 inf - infeasible path
31
32 Point Fanout Trans Incr Path Attributes
33
34 clock clk (rise edge) 0.00 0.00
35 clock network delay (ideal) 0.00 0.00
36 input external delay 20.00 0.00
37 tap_control[0] (in) 0.10 0.00 20.00 r
38 tap_control[0] (net) 4 0.03 0.07 20.00 r
39 U574/ZN (INV_X1) 2 0.39 0.43 20.50 r
40 n526 (net) 20 0.09 0.15 20.65 f
41 U336/ZN (NAND3_X1) 4 0.40 0.52 21.17 r
42 n447 (net) 19 0.36 0.43 21.17 r
43 U371/ZN (INV_X1) 23 0.16 0.36 21.53 f
44 n443 (net) 23 0.40 0.60 22.14 r
45 U341/ZN (NOR2_X2) 19 0.16 0.34 22.48 f
46 n54 (net) 22 0.09 0.09 22.48 f
47 U366/ZN (INV_X1) 16 0.11 0.26 23.12 f
48 n506 (net) 12 0.00 0.00 23.12 f
49 U348/ZN (NOR2_X2) 14 0.26 0.37 23.49 r
50 n73 (net) 14 0.06 0.13 23.62 f
51 U364/ZN (INV_X1) 1 0.06 0.01 23.63 f
52 n131 (net) 1 0.00 0.00 23.63 f
53 U546/ZN (OAI21_X1) 1 100.00 100.00
54 n369 (net) 0.00 100.00
55 product_reg_2_18/D (DFFR_X1) 0.00 100.00 r
56 data arrival time 99.82
57
58 clock clk (rise edge) 0.00 0.00
59 clock network delay (ideal) 0.00 0.00
60 product_reg_2_18/CK (DFFR_X1) 0.03 0.34 0.34 r
61 library setup time -0.18 99.82
62 data required time 99.82
63
64 data required time 99.82
65 data arrival time -23.63
66
67 slack (MET) 76.19
68
69 Startpoint: sum_reg_0 (rising edge-triggered flip-flop clocked by clk)
70 Endpoint: outData[0] (output port clocked by clk)
71 Path Group: REGOUT
72 Path Type: max
73
74 Des/Clust/Port Wire Load Model Library
75 FIR_filter SK_hvratio_1_1 NangateOpenCellLibrary
76
77 Attributes:
78 d - dont_touch
79 u - dont_use
80 mo - map_only
81 so - size_only
82 i - ideal_net or ideal_network
83 inf - infeasible path
84
85 Point Fanout Trans Incr Path Attributes
86
87 clock clk (rise edge) 0.00 0.00
88 clock network delay (ideal) 0.00 0.00
89 sum_reg_0/CK (DFFR_X1) 0.00 0.00 0.00 r
90 sum_reg_0/Q (DFFR_X1) 0.03 0.34 0.34 r
91 outData[0] (net) 1 0.00 0.00 0.34 r
92 outData[0] (out) 0.03 0.01 0.35 r
93 data arrival time 0.35
94
95 clock clk (rise edge) 100.00 100.00
96 clock network delay (ideal) 0.00 100.00
97 output external delay -1.00 99.00
98 data required time 99.00
99
100 data required time 99.00
101 data arrival time -0.35
102
103 slack (MET) 98.65
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118 Startpoint: product_reg_0_0
119 (rising edge-triggered flip-flop clocked by clk)
120 Endpoint: sum_reg_31
121 (rising edge-triggered flip-flop clocked by clk)
122 Path Group: clk
123 Path Type: max
124
125 Des/Clust/Port Wire Load Model Library
126
127 FIR_filter SK_hvratio_1_1 NangateOpenCellLibrary
128
129 Attributes:
130 d - dont_touch
131 u - dont_use
132 mo - map_only
133 so - size_only
134 i - ideal_net or ideal_network
135 inf - infeasible path
136
137 Point Fanout Trans Incr Path
138
139 clock clk (rise edge) 0.00 0.00
140 clock network delay (ideal) 0.00 0.00
141 product_reg_0_0/CK (DFFR_X1) 0.00 0.00 0.00 r
142 product_reg_0_0/Q (DFFR_X1) 0.05 0.36 0.36 r
143 product[0] (net) 2 0.00 0.00 0.36 r
144
145 r502/A[0] (FIR_filter_DW01_add_3) 0.00 0.36 r
146 r502/A[0] (net) 0.00 0.36 r
147 r502/U2/ZN (AND2_X1) 0.12 0.48 r
148 r502/m2 (net) 1 0.04 0.00 0.48 r
149 r502/U1_1/5 (FA_X1) 0.08 0.38 0.87 f mo
150 r502/SUM[1] (net) 4 0.00 0.87 f
151 r502/SUM[1] (FIR_filter_DW01_add_3) 0.00 0.87 f
152 N67 (net) 0.00 0.87 f
153 r507/A[1] (FIR_filter_DW01_add_1) 0.00 0.87 f
154 r507/A[1] (net) 0.00 0.87 f
155 r507/U1_1/5 (FA_X1) 0.06 0.48 1.35 f mo
156 r507/SUM[1] (net) 2 0.00 1.35 f
157 r507/SUM[1] (FIR_filter_DW01_add_1) 0.00 1.35 f
158 N360 (net) 0.00 1.35 f
159 add_0_root_add_0_root_add_82_5/B[1] (FIR_filter_DW01_add_6) 0.00 1.35 f
160 add_0_root_add_0_root_add_82_5/B[1] (net) 0.00 1.35 f
161 add_0_root_add_0_root_add_82_5/U1_1/CO (FA_X1) 1 0.05 1.69 f mo
162 add_0_root_add_0_root_add_82_5/carry[2] (net) 1 0.00 1.69 f
163 add_0_root_add_0_root_add_82_5/U1_2/CO (FA_X1) 1 0.05 1.99 f mo
164 add_0_root_add_0_root_add_82_5/U1_3/CO (FA_X1) 1 0.05 2.28 f mo
165 add_0_root_add_0_root_add_82_5/carry[4] (net) 1 0.00 2.28 f
166 add_0_root_add_0_root_add_82_5/U1_4/CO (FA_X1) 1 0.05 2.58 f mo
167 add_0_root_add_0_root_add_82_5/carry[5] (net) 1 0.00 2.58 f
168 add_0_root_add_0_root_add_82_5/U1_5/CO (FA_X1) 1 0.05 2.87 f mo
169 add_0_root_add_0_root_add_82_5/carry[6] (net) 1 0.00 2.87 f
170 add_0_root_add_0_root_add_82_5/U1_6/CO (FA_X1) 1 0.05 3.17 f mo
171 add_0_root_add_0_root_add_82_5/carry[7] (net) 1 0.00 3.17 f
172 add_0_root_add_0_root_add_82_5/U1_7/CO (FA_X1) 1 0.05 3.47 f mo
173 add_0_root_add_0_root_add_82_5/carry[8] (net) 1 0.00 3.47 f
174 add_0_root_add_0_root_add_82_5/U1_8/CO (FA_X1) 1 0.05 3.76 f mo
175 add_0_root_add_0_root_add_82_5/carry[9] (net) 1 0.00 3.76 f
176 add_0_root_add_0_root_add_82_5/U1_9/CO (FA_X1) 1 0.05 4.06 f mo
177 add_0_root_add_0_root_add_82_5/carry[10] (net) 1 0.00 4.06 f
178 add_0_root_add_0_root_add_82_5/U1_10/CO (FA_X1) 1 0.05 4.35 f mo
179 add_0_root_add_0_root_add_82_5/carry[11] (net) 1 0.00 4.35 f
180 add_0_root_add_0_root_add_82_5/U1_11/CO (FA_X1) 1 0.05 4.65 f mo
181 add_0_root_add_0_root_add_82_5/carry[12] (net) 1 0.00 4.65 f
182 add_0_root_add_0_root_add_82_5/U1_12/CO (FA_X1) 1 0.05 4.94 f mo
183 add_0_root_add_0_root_add_82_5/carry[13] (net) 1 0.00 4.94 f
184 add_0_root_add_0_root_add_82_5/U1_13/CO (FA_X1) 1 0.05 5.24 f mo
185 add_0_root_add_0_root_add_82_5/carry[14] (net) 1 0.00 5.24 f
186 add_0_root_add_0_root_add_82_5/U1_14/CO (FA_X1) 1 0.05 5.53 f mo
187 add_0_root_add_0_root_add_82_5/carry[15] (net) 1 0.00 5.53 f
188 add_0_root_add_0_root_add_82_5/U1_15/CO (FA_X1) 1 0.05 5.83 f mo
189 add_0_root_add_0_root_add_82_5/carry[16] (net) 1 0.00 5.83 f
190 add_0_root_add_0_root_add_82_5/U1_16/CO (FA_X1) 1 0.05 6.12 f mo
191 add_0_root_add_0_root_add_82_5/carry[17] (net) 1 0.00 6.12 f
192 add_0_root_add_0_root_add_82_5/U1_17/CO (FA_X1) 1 0.05 6.42 f mo
193 add_0_root_add_0_root_add_82_5/carry[18] (net) 1 0.00 6.42 f
194 add_0_root_add_0_root_add_82_5/U1_18/CO (FA_X1) 1 0.05 6.71 f mo
195 add_0_root_add_0_root_add_82_5/U1_19/CO (FA_X1) 1 0.05 7.01 f mo
196 add_0_root_add_0_root_add_82_5/carry[20] (net) 1 0.00 7.01 f
197 add_0_root_add_0_root_add_82_5/U1_20/CO (FA_X1) 1 0.05 7.30 f mo
198 add_0_root_add_0_root_add_82_5/U1_21/CO (FA_X1) 1 0.05 7.60 f mo
199 add_0_root_add_0_root_add_82_5/carry[22] (net) 1 0.00 
```


Comment:

The above timing report shows the critical path of the circuit. The critical path should be tap_control[0] to product_reg_2_18, which is 23.63 us of logic time delay.

Area report:

```
1
2 *****
3 Report : area
4 Design : FIR_filter
5 Version: P-2019.03-SP5
6 Date   : Sun May 1 21:17:16 2022
7 *****
8
9 Library(s) Used:
10
11   NangateOpenCellLibrary (File: /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring
   /eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM
   /NangateOpenCellLibrary_slow.db)
12
13 Number of ports:          1065
14 Number of nets:           2457
15 Number of cells:          1064
16 Number of combinational cells: 712
17 Number of sequential cells: 320
18 Number of macros/black boxes: 0
19 Number of buf/inv:        89
20 Number of references:      28
21
22 Combinational area:       1827.952017
23 Buf/Inv area:             55.328000
24 Noncombinational area:    1702.400055
25 Macro/Black Box area:     0.000000
26 Net Interconnect area:    undefined (Wire load has zero net area)
27
28 Total cell area:          3530.352072
29 Total area:               undefined
30 1
31
```

Comment:

The area of the filter is about 3530.

Power consumption report:

```
4
5 *****
6 Report : power
7         -analysis_effort low
8 Design : FIR_filter
9 Version: P-2019.03-SP5
10 Date   : Sun May 1 21:17:16 2022
11 *****
12
13 Library(s) Used:
14
15   NangateOpenCellLibrary (File: /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring
   /eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM
   /NangateOpenCellLibrary_slow.db)
17
18
19 Operating Conditions: slow   Library: NangateOpenCellLibrary
20 Wire Load Model Mode: top
21
22 Design      Wire Load Model      Library
23 -----
24 FIR_filter      SK_hvratio_1_1      NangateOpenCellLibrary
25
26
27 Global Operating Voltage = 0.95
28 Power-specific unit information :
29   Voltage Units = 1V
30   Capacitance Units = 1.000000ff
31   Time Units = ns
32   Dynamic Power Units = 1uW      (derived from V,C,T units)
33   Leakage Power Units = 1nW
34
35
36 Cell Internal Power   = 18.1319 uW   (89%)
37 Net Switching Power   = 2.2505 uW   (11%)
38 -----
39 Total Dynamic Power   = 20.3824 uW   (100%)
40
41 Cell Leakage Power    = 35.5833 uW
42
43
```


Power Group	Internal Power	Switching Power	Leakage Power	Total Power	(%)	Attrs
io_pad	0.0000	0.0000	0.0000	0.0000	(0.00%)	
memory	0.0000	0.0000	0.0000	0.0000	(0.00%)	
black_box	0.0000	0.0000	0.0000	0.0000	(0.00%)	
clock_network	0.0000	0.0000	0.0000	0.0000	(0.00%)	
register	16.2055	0.5819	1.7210e+04	33.9978	(60.75%)	
sequential	0.0000	0.0000	0.0000	0.0000	(0.00%)	
combinational	1.9265	1.6686	1.8373e+04	21.9680	(39.25%)	
Total	18.1319 uW	2.2505 uW	3.5583e+04 nW	55.9658 uW		

Comment:

The total power consumption is 55.9658uW. Meanwhile, Register occupied 60% of power consumption, and this will be a good point to optimize the filter in terms of power less. Another thing to be noticed is the leakages power of cell, which is about 35.58uW

4. Screenshot of the post-synthesized simulation.

Post-Synthesis simulation




Comment:


From the waveform, the main difference between the behavior simulation is the signal burr. It is mainly because the delay of the circuit.

5. Screenshot of the layout. The area, timing, and power reports of the layout.

Layout:



Histogram:



Connection and DRC verification:

```
FIR_filter.routed.are... FIR_filter.routed.po... FIR_filter.connectivit...
1 #####
2 # Generated by: Cadence Innovus 20.10-p004_1
3 # OS: Linux x86_64(Host ID EEX059)
4 # Generated on: Sun May 1 21:56:48 2022
5 # Design: FIR_filter
6 #####
7
8
9 Begin Summary ...
10 Cells : 0
11 SameNet : 0
12 Wiring : 0
13 Antenna : 0
14 Short : 0
15 Overlap : 0
16 End Summary
17
18 No DRC violations were found
19
20

FIR_filter.routed.are... FIR_filter.routed.po... FIR_filter.connectivit...
1 #####
2 # Generated by: Cadence Innovus 20.10-p004_1
3 # OS: Linux x86_64(Host ID EEX059)
4 # Generated on: Sun May 1 21:56:49 2022
5 # Design: FIR_filter
6 # Command: verifyConnectivity -type all -report reports/FIR_filter.connectivity.rpt
7 #####
8 Verify Connectivity Report is created on Sun May 1 21:56:49 2022
9
10
11
12
13 Begin Summary
14 Found no problems or warnings.
15 End Summary
16
```

Comment:

The layout is shown above, meanwhile, the histogram of hold time and setup time analysis also attach above. There is no hold time violation and setup time violation. Also, the variation of LVS and DRC are correct.

Power consumption report:

```

1  Innovus 20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
2
3
4
5  Date & Time: 2022-May-01 21:56:52 (2022-May-01 13:56:52 GMT)
6
7
8
9  Design: FIR_filter
10
11  Liberty Libraries used:
12    analysis_slow: /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib
13
14  Power Domain used:
15    Rail: VDD Voltage: 0.95
16
17  Power View : analysis_slow
18
19  User-Defined Activity : N.A.
20
21  Activity File: N.A.
22
23  Hierarchical Global Activity: N.A.
24
25  Global Activity: N.A.
26
27  Sequential Element Activity: 0.200000
28
29  Primary Input Activity: 0.200000
30
31  Default icg ratio: N.A.
32
33  Global Comb ClockGate Ratio: N.A.
34
35  Power Units = 1mW
36
37  Time Units = 1e-09 secs
38
39  report_power -outfile reports/FIR_filter.routed.power.rpt
40
41
42
43
44  Total Power
45  -----
46  Total Internal Power: 0.02938453 34.7046%
47  Total Switching Power: 0.01557634 18.3964%
48  Total Leakage Power: 0.03970959 46.8990%
49  Total Power: 0.08467046
50  -----
51
52
53  Group Internal Power Switching Power Leakage Power Total Power Percentage
54  -----
55
56  Sequential 0.01415 0.002062 0.01796 0.03416 40.35
57  Macro 0 0 0 0 0
58  IO 0 0 0 0 0
59  Combinational 0.01444 0.01008 0.02152 0.04604 54.38
60  Clock (Combinational) 0.0008017 0.003434 0.0002298 0.004465 5.274
61  Clock (Sequential) 0 0 0 0 0
62  -----
63  Total 0.02938 0.01558 0.03971 0.08467 100
64  -----
65
66
67  Rail Voltage Internal Power Switching Power Leakage Power Total Power Percentage
68  -----
69
70  VDD 0.95 0.02938 0.01558 0.03971 0.08467 100
71
72
73  Clock Internal Power Switching Power Leakage Power Total Power Percentage
74  -----
75
76  clk 0.0008017 0.003434 0.0002298 0.004465 5.274
77  -----
78  Total (excluding duplicates) 0.0008017 0.003434 0.0002298 0.004465 5.274
79  -----
80  Clock: clk
81  Clock Period: 0.100000 usec
82  Clock Toggle Rate: 20.0000 Mhz
83  Clock Static Probability: 0.5000
84
85
86
87
88  * Power Distribution Summary:
89  * Highest Average Power: CTS_cc1_a_buf_00050 (CLKBUF_X3): 0.0004808
90  * Highest Leakage Power: product_reg_1_31_ (DFFR_X1): 5.618e-05
91  * Total Cap: 7.26031e-12 F
92  * Total instances in design: 1022
93  * Total instances in design with no power: 0
94  * Total instances in design with no activity: 0
95  * Total Fillers and Decap: 0
96  -----
97

```

Area report:

Hinst Name	Module Name	Inst Count	Total Area
FIR_filter		1022	3533.544
add_0_root_add_0_root_add_73_4	FIR_filter_DW01_add_4	33	134.596
add_0_root_add_0_root_add_82_5	FIR_filter_DW01_add_6	33	134.596
add_0_root_add_58_2	FIR_filter_DW01_add_0	33	134.596
add_1_root_add_0_root_add_73_4	FIR_filter_DW01_add_5	33	134.596
add_1_root_add_0_root_add_82_5	FIR_filter_DW01_add_7	33	134.596
mult_81	FIR_filter_DW_mult_tc_0	15	62.244
r500	FIR_filter_DW_mult_tc_5	15	62.244
r501	FIR_filter_DW_mult_tc_4	15	62.244
r502	FIR_filter_DW01_add_3	33	134.596
r503	FIR_filter_DW_mult_tc_3	15	62.244
r505	FIR_filter_DW_mult_tc_2	15	62.244
r506	FIR_filter_DW01_add_2	33	134.596
r507	FIR_filter_DW01_add_1	33	134.596
r508	FIR_filter_DW_mult_tc_1	15	62.244


Timing report:

```
1 #####
2 #   Generated by:      Cadence Innovus 20.10-p004_1
3 #   OS:               Linux x86_64(Host ID EEX059)
4 #   Generated on:      Sun May 1 21:56:37 2022
5 #   Design:            FIR_filter
6 #   Command:           timeDesign -signoff -si -hold -outDir reports/signoffT:
7 #####
8
9 -----
10      timeDesign Summary
11 -----
12
13 +-----+-----+-----+-----+
14 | Hold mode | all | reg2reg | default |
15 +-----+-----+-----+-----+
16 |           | WNS (ns): | 0.048 | 0.048 | 1.054 |
17 |           | TNS (ns): | 0.000 | 0.000 | 0.000 |
18 | Violating Paths: | 0 | 0 | 0 |
19 | All Paths: | 672 | 304 | 528 |
20 +-----+-----+-----+-----+
21
22 Density: 60.000%
23 -----
24
```

Comment:

From the above report, there is no hold time violation and setup time violation for layout. The total area of the layout is 3533, and the power is illustrate clearly in the report above.

6. Screenshot of the post-layout simulation.



7. Path to the design assignment:

/afs/ee.ust.hk/staff/ee/bxieaf/eesm5020/FIR_FILTER/