## Design Assignment 2: Design a Programmable FIR Filter

**Due Date: 2 May, 2022** 

## Baohui Xie

## Objective

This assignment will guide you to be more familiar with writing Verilog code. In this assignment, you are going to use the most basic arithmetic units in a typical ALU (i.e. adder and multiplier) to implement a simple programmable 6-tap FIR filter based on the given structure.

#### Hand In

The full design flow, including synthesis and P&R, is required to be done. Please submit all the materials listed at the end of this assignment.

## Synopsys Setup and Template Project


You can use the same template project as that in the last assignment. You need to write your own Verilog code and modify the sample scripts in the template project to cater for your design.

# Assignment: A simple Programmable 6-tap FIR Filter Design using pipelined structure

A 4-tap low pass FIR filter can be represented as follows:

$$y(n) = a_0 * x(n) + a_1 * x(n-1) + a_2 * x(n-2) + a_3 * x(n-3)$$

where both the coefficient  $a_i$  and the input x(i) are 16-bit 2s complement number. The direct implementation of this filter is shown in the following figure:




where DFF represents the delay element. It can be a D flip flop controlled by the clock signal. In this section, you need to implement a programmable 6-tap FIR filter based on the pipeline structure. The user can control the number of taps, which is ranging from 2 to 6, by sending a 3-bit control word. In this filter design, you need to decide the bit width of the intermediate data and the output such that there is no overflow in the computation. The adder and multiplier can be implemented using simple + and \* syntax, i.e. using Synopsys DesignWare IP.

### Things to be submitted:

- 1. Plot the structure of your design, and hand in the verilog source code (.v)
- Behavior simulation of the FIR filter.
- Synthesized area, critical path, and power consumption reports.
- Screenshot of the post-synthesized simulation.
- Screenshot of the layout. The area, timing, and power reports of the layout.
- 6. Screenshot of the post-layout simulation.

# 1. Plot the structure of your design, and hand in the verilog source code (.v) Structure:



#### Verilog source code:

```
Filename: FIR_filter.v
                                              Author: XIE BAOHUI
Email: bxieaf@connect.ust.hk
Affiliation: Hong Kong University of Science and Technology
                                 //
// This file implements an 6 tap FIR_filter.
// The FIR_filter accepts 6 coefficient, and user can control the number of tap in the range of
// 2 to 6 by sending 3 bit control word. The relation of input operands with output
// results can be expressed as follows:
                                                                                                                   y[n] = a0*x[n]+a1*x[n-1]+a2*x[n-2]+a3*x[n-3]+a4*x[n-4]+a5*x[n-5]
                       "timescale lns/lps
module FTR filter#(parameter width = 16)(
    output wire signed [2*width-1:0] outData,
    input wire signed [width-1:0] inData,
    input wire [2:0] tap_control,
    input wire reset,
    input wire clk
                             wire signed [width-1:0] ai[5:0];  //filter coefficient reg signed [width-1:0] xi[5:0];  //register for input data reg signed [2*width-1:0] product[5:0]; reg signed [2*width-1:0] sum;
                                                                                                                                                                                                       //filter coefficient ai
                      reg signed [2*width-1:0] sum;
integer i;
assign ai[0] = 16'd0.3;
assign ai[1] = 16'd0.3;
assign ai[2] = 16'd0.3;
assign ai[3] = 16'd0.3;
assign ai[4] = 16'd0.3;
assign ai[5] = 16'd0.3;
assign ai[5] = 16'd0.3;
assign ai[5] = 16'd0.3;
assign ai[6] = 16'd0.3;
assign ai[6] = 16'd0.3;
assign ai[7] = 16'd0.3;
assign ai[8] = 16'd0.3;
assign ai[9] 
 35
36
37
38
40
41
42
43
44
45
46
47
48
49
50
51
55
56
57
                                                                       sum <= 32 booodedstates

end else begin
  xi[0] <= inData;
  for (i=0; i<5; i=i+1) begin: RegisterShift_inData
       xi[i+1] <= xi[i];</pre>
                                                                     end
case(tap_control)
3'b010: begin
   product[0] <= ai[0] * xi[0];
   product[1] <= ai[1] * xi[1];
   sum <= product[0] + product[1];</pre>
                                                                       end
3'b011: begin
    product[0] <= ai[0] * xi[0];
    product[1] <= ai[1] * xi[1];
    product[2] <= ai[2] * xi[2];
    sum <= product[0] + product[1] + product[2];</pre>
                                                                       end
3'b100: begin
                                                                                      product[0] <= ai[0] * xi[0];
product[1] <= ai[1] * xi[1];
product[2] <= ai[2] * xi[2];
product[3] <= ai[3] * xi[3];
sum <= product[0] + product[1] + product[2] + product[3];</pre>
62
63
64
65
66
                                                                    3'b101: begin
  product[0] <= ai[0] * xi[0];
  product[1] <= ai[1] * xi[1];
  product[2] <- ai[2] * xi[2];
  product[3] <- ai[3] * xi[3];
  product[4] <= ai[4] * xi[4];
  sum <= product[0] + product[1] + product[2] + product[3] + product[4];
end</pre>
                                                                       end
3'bil0: begin
   product[0] <= ai[0] * xi[0];
   product[1] <= ai[1] * xi[1];
   product[2] <= ai[2] * xi[2];
   product[3] <= ai[3] * xi[3];
   product[4] <= ai[4] * xi[4];
   product[5] <= ai[5] * xi[5];
   sum <= product[0] + product[1] + product[2] + product[4] + product[5];
end</pre>
                                                                       end
default: begin
    product[0] <= ai[0] * xi[0];
    product[1] <= ai[1] * xi[1];
    sum <= product[0] + product[1];</pre>
                                                    end
                                   assign outData = sum;
```

#### Verilog testbench:

```
Filename: FIR_filter_tb.v
Author: XIE BAOHUI
Email: bxieaf@connect.ust.hk
Affiliation: Hong Kong University of Science and Technology
     // This file exports the testbench for FIR filter module.
    timescale lns/lps
module FIR filter_tb;
// Interface of the FIR filter module
     //input
reg clk;
reg reset;
reg [2:0] tap_control;
reg signed [15:0] inData;
//output
wire signed [31:0] outData;
      whre signed [31:0] OutDate
//inputsignal file
reg [15:0] signal[0:350];
integer i;
integer outputSignal;
//
      FIR_filter uut (outData[31:0], inData[15:0], tap_control[2:0], reset, clk);
    | 'ifdef SDF_FILE
| initial begin
| $sdf_annotate('SDF_FILE, uut);
| end
| 'endif
   // reset

initial begin

reset = 1'b1;

#10 reset = 1'b1;

#10 reset = 1'b1;
      initial $readmemb("/afs/ee.ust.hk/staff/ee/bxieaf/eesm5020/FIR_FILTER/matlab/inputSignal.txt", signal);
       //open the target file before writing
    | initial begin outputSignal=$fopen("/afs/ee.ust.hk/staff/ee/bxieaf/eesm5020/FIR_FILTER/matlab/outputSignal.txt");
end
60
61
62
         // read signal data into register
63
        minitial begin: inputSin
64
65
                  tap control = 3'b110; //define number of tab
                  for(i=0;i<350;i=i+1) begin: inputData</pre>
66
67
                          inData=signal[i];
68
                          #50;
69
                          $fwrite(outputSignal,"%d\n",outData);
70
                          #50;
                  end
71
72
                   $fclose(outputSignal);
                   $finish;
73
74
75
          endmodule
76
```

#### MATLAB code for generating signal with noise

```
FIR_filter_tb.v 🗵 🔚 baohui.m 🔀
 1
       a0=3600;
      f0=0.08;
 3
      t=1:350;
      origin=a0*sin(2*pi*f0*t);
 4
      figure (1);
      subplot (4,1,1);
 7
      plot(t,origin);
      title('base signal');
 8
 9
10
      a1=2500;
      f1=f0*20;
11
      carry=a1*sin(2*pi*f1*t);
13
      figure (1);
14
      subplot (4,1,2);
15
      plot(t, carry);
16
      title('carrier signal');
17
      inputSignal=fopen('inputSignal.txt','w');
      signal=dec2bin(round(origin+carry+6100),16);
18
19
    | for i=1:350;
20
           fprintf(inputSignal, '%s\n', signal(i,:));
21
22
      fclose(inputSignal);
23
      figure (1);
      subplot (4,1,3);
24
25
      plot(t,bin2dec(signal));
      title('input signal');
26
27
28
      outputSignal=fopen('outputSignal.txt','r');
29
      outSignal=fscanf (outputSignal, '%d');
      subplot (4,1,4);
31
      plot(t,outSignal);
32
      title('FIR outSignal');
```


#### Comment:

In this design, MATLAB is used as a signal generator. As shown in the above MATLAB source code, the main signal is a sin function waveform with a very low frequency about 0.08 and the magnitude is around 3600, while the carry noise is about 20 times higher frequency than the main signal, and the magnitude is 2500. After the filtering, the output signal with be packaged to the file "outputSignal.txt" and read by the MATLAB. For the control signal of number of tap, I did not write the process to change the tap control signal. If the user want to test the filter under the other tap condition, they should change the tap setup under the testbench file directly.

#### 2. Behavior simulation of the FIR filter.



The graph above shows the comparison between the input signal with noise on it and the relatively clean output signal. And, the following is the signal observe from MATLAB.



#### Comment:

Critical path report:

From the above graph, it is easy to observe the difference between signal with noise and the output signal after the filtering.

3. Synthesized area, critical path, and power consumption reports.

Startpoint: product\_reg\_0\_0\_
(rising edge-triggered flip-flop clocked by clk)
Endpoint: sum\_reg\_31\_
(rising edge-triggered flip-flop clocked by clk) 2 -----Report : timing
-path full
-delay max 6 -nets 7 -max\_paths 1 8 -transition\_time 9 Design : FIR\_filter 10 Version: P-2019.03-SP5 11 Date : Sun May 1 21:17:16 2022 Wire Load Model NangateOpenCellLibrary 128
120 Attributes:
130 d - dont\_touch
131 u - dont\_use
132 mo - map\_only
133 so - size\_only
134 i - ideal\_net or ideal\_network
135 inf - infeasible path 12 13 14 Operating Conditions: slow Library: NangateOpenCellLibrary 15 Wire Load Model Mode: top 13 Air total
16
17 Startpoint: tap\_control[0]
18 (input port clocked by clk)
19 Endpoint: product\_reg\_2\_18\_
20 (rising edge-triggered flip-flop clocked by clk)
21 Path Group: REGIN
22 Path Type: max Des/Clust/Port Library Wire Load Model clock clk (rise edge)
clock network delay (ideal)
product\_reg\_0\_0\_f(x (OPFR\_XI)
product\_reg\_0\_0\_f(x (OPFR\_XI)
product\_foliat)
r562/A[0] (FIR\_filter\_DW01\_add\_3)
r562/A[0] (net)
r562/UZ/ZM (ANDZ\_XI)
r562/A[0] (net) FIR filter 5K hyratio 1 1 NangateOpenCellLibrary ttributes:
d - dont\_touch
u - dont\_use
mo - map\_only
so - size\_only
i - ideal\_net or ideal\_network
inf - infeasible path 144 145 146 147 148 149 150 151 0.00 0.36 r 0.48 r 0.04 7502/72 (net) r502/V1\_1/5 (FA\_X1) r502/V1\_1/5 (FA\_X1) r502/SUM[1] (net) r502/SUM[1] (FIR\_filter\_DW01\_add\_3) 0.00 0.38 0.48 Point rsez/sum[1] (FIR\_Tilter\_DWel\_add\_3)
N67 (net)
rse7/A[1] (FIR\_filter\_DWel\_add\_1)
rse7/A[1] (net)
rse7/Ul\_1/S (FA\_X1)
rse7/Sum[1] (net)
rse7/Sum[1] (net)
rse7/Sum[1] (FIR\_filter\_DWel\_add\_1)
N360 (net)
N360 (net) clock clk (rise edge)
clock network delay (ideal)
input external delay
tap\_control[e] (in)
tap\_control[e] (net)
US74/ZN (INV\_XI)
n526 (net)
US38/ZN (NAND3\_XI)
n447 (net)
US71/ZN (INV\_XI)
uS71/ZN (INV\_XI)
uS71/ZN (INV\_XI) 0.00 0.48 0.48 0.00 0.00 0.00 0.00 1.35 1.35 0.03 1.35 1.35 0.39 1.35 1.35 0.09 U371/ZN (INV\_X1) n443 (net) U341/ZN (NOR2\_X2) n94 (net) U366/ZN (INV\_X1) n506 (net) U348/ZN (NOR2\_X2) n73 (net) U364/ZN (INV\_X1) n505 (net) U337/ZN (OR2\_X1) n112 (net) 1.69 0.16 23 2.28 0.40 2.58 0.16 2.58 22 0.09 U355/Z (CLKBUF\_X1) N436 (net) U597/ZN (NAND2\_X1) 0.11 0.26 n131 (net) 14 U546/ZN (OAI21\_X1) n369 (net) 1 product\_reg\_2\_18\_/D (DFFR\_X1) data arrival time 0.06 0.06 clock clk (rise edge)
clock network delay (ideal)
product\_reg\_2\_18\_/CK (DFFR\_X1)
library setup time
data required time Startpoint:  $sum_reg_0$  (rising edge-triggered flip-flop clocked by clk) Endpoint: outData[0] (output port clocked by clk) Path Group: REGOUT Path Type: max add 0 root add 9 root add 82 5/UL 17/CO (FA X1)
add 0 root add 8 root add 82 5/UL 17/CO (FA X1)
add 0 root add 9 root add 82 5/UL 17/CO (FA X1)
add 0 root add 9 root add 82 5/UL 18/CO (FA X1)
add 0 root add 9 root add 82 5/UL 18/CO (FA X1)
add 0 root add 9 root add 82 5/UL 18/CO (FA X1)
add 0 root add 9 root add 82 5/UL 18/CO (FA X1)
add 0 root add 9 root add 82 5/UL 19/CO (FA X1)
add 0 root add 9 root add 82 5/UL 19/CO (FA X1)
add 0 root add 9 root add 82 5/UL 19/CO (FA X1)
add 0 root add 9 root add 82 5/UL 19/CO (FA X1)
add 0 root add 9 root add 82 5/UL 19/CO (FA X1)
add 0 root add 9 root add 82 5/UL 12/CO (FA X1)
add 0 root add 9 root add 82 5/UL 12/CO (FA X1)
add 0 root add 9 root add 82 5/UL 12/CO (FA X1)
add 0 root add 9 root add 82 5/UL 12/CO (FA X1)
add 0 root add 9 root add 82 5/UL 12/CO (FA X1)
add 0 root add 9 root add 82 5/UL 12/CO (FA X1)
add 0 root add 9 root add 82 5/UL 12/CO (FA X1)
add 0 root add 9 root add 82 5/UL 12/CO (FA X1)
add 0 root add 9 root add 82 5/UL 12/CO (FA X1)
add 0 root add 9 root add 82 5/UL 12/CO (FA X1)
add 0 root add 9 root add 82 5/UL 12/CO (FA X1)
add 0 root add 9 root add 82 5/UL 12/CO (FA X1)
add 0 root add 9 root add 82 5/UL 12/CO (FA X1)
add 0 root add 9 root add 82 5/UL 12/CO (FA X1)
add 0 root add 9 root add 82 5/UL 12/CO (FA X1)
add 0 root add 9 root add 82 5/UL 12/CO (FA X1)
add 0 root add 9 root add 82 5/UL 12/CO (FA X1)
add 0 root add 9 root add 82 5/UL 12/CO (FA X1)
add 0 root add 9 root add 82 5/UL 12/CO (FA X1)
add 0 root add 9 root add 82 5/UL 12/CO (FA X1)
add 0 root add 9 root add 82 5/UL 12/CO (FA X1)
add 0 root add 9 root add 82 5/UL 12/CO (FA X1)
add 0 root add 9 root add 82 5/UL 12/CO (FA X1)
add 0 root add 9 root add 82 5/UL 12/CO (FA X1)
add 0 root add 9 root add 82 5/UL 12/CO (FA X1)
add 0 root add 9 root add 82 5/UL 12/CO (FA X1)
add 0 root add 9 root add 82 5/UL 12/CO (FA X1)
add 0 root add 9 root add 82 5/UL 12/CO (FA X1)
add 0 root add 9 root add 82 5/UL 12/CO (FA X1)
add 0 root add 9 root add 82 5/UL 12/CO (FA X1)
add 0 root add 9 root add 82 5 t Wire Load Model FIR\_filter clock clk (rise edge)
clock network delay (ideal)
sum\_reg\_0\_/CK (DFFR\_X1)
sum\_reg\_0\_/Q (DFFR\_X1)
outData[0] (net) 1
outData[0] (out)
data arrival time

#### Comment:

The above timing report shows the critical path of the circuit. The critical path should be tap control[0] to product reg 2 18, which is 23.63 us of logic time delay.

#### Area report:

```
3 Report : area
4 Design : FIR_filter
 5 Version: P-2019.03-SP5
 Date : Sun May 1 21:17:16 2022
 NangateOpenCellLibrary (File: /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring
//eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM
//NangateOpenCellLibrary_slow.db)
12
13 Number of ports:
14 Number of nets:
15 Number of cells:
15 Number of combinational cells:
17 Number of sequential cells:
18 Number of macros/black boxes:
19 Number of buf/inv:
20 Number of references:
                                                                         1065
                                                                         1064
22 Combinational area:
                                            55.328000
1702.400055
0.000000
undefined (Wire load has zero net area)
23 Buf/Inv area:
24 Noncombinational area:
25 Macro/Black Box area:
26 Net Interconnect area:
                                                       3530.352072
28 Total cell area:
29 Total area:
30 1
                                               undefined
```

#### Comment:

The area of the filter is about 3530.

#### Power consumption report:


46								
43								
44	Internal	Switching	Leakage	Total				
45 Power Group	Power	Power	Power	Power	(	%	)	Attrs
46								
47 io_pad	0.0000	0.0000	0.0000	0.0000	(	0.0	10%)	
48 memory	0.0000	0.0000	0.0000	0.0000	(	0.0	10%)	
49 black_box	0.0000	0.0000	0.0000	0.0000	(	0.0	10%)	
50 clock_network	0.0000	0.0000	0.0000	0.0000	(	0.0	10%)	
51 register	16.2055	0.5819	1.7210e+04	33.9978	(	60.7	5%)	
52 sequential	0.0000	0.0000	0.0000	0.0000	(	0.0	10%)	
53 combinational	1.9265	1.6686	1.8373e+04	21.9680	(	39.2	5%)	
54								
55 Total	18.1319 uW	2.2505 uW	3.5583e+04 nW	55.9658	uW			
56 1								
E T								

#### Comment:

The total power consumption is 55.9658uW. Meanwhile, Register occupied 60% of power consumption, and this will be a good point to optimize the filter in terms of power less. Another thing to be noticed is the leakages power of cell, which is about 35.58uW

## 4. Screenshot of the post-synthesized simulation.


Post-Synthesis simulation




#### Comment:

From the waveform, the main difference between the behavior simulation is the signal burr. It is mainly because the delay of the circuit.

## 5. Screenshot of the layout. The area, timing, and power reports of the layout. Layout:



## Histogram:



#### Connection and DRC verification:

```
Generated by:
                                 Cadence Innovus 20.10-p004_1
                                  Linux x86_64(Host ID EEX059)
                  Generated on:
                                  Sun May 1 21:56:48 2022
                  Design:
                                  FIR_filter
              9 Begin Summary ...
                 Cells
                 SameNet
                 Wiring
                 Antenna
                 Short
                 Overlap
              16 End Summary
              18 No DRC violations were found
FIR_filter.routed.are....S FIR_filter.routed.po... S FIR_filter.connectivit....S
Linux x86_64(Host ID EEX059)
   Generated on:
                  Sun May 1 21:56:49 2022
FIR_filter
   Design:
6 # Command: verifyConnectivity -type all -report reports/FIR_filter.connectivity.rpt
8 Verify Connectivity Report is created on Sun May 1 21:56:49 2022
13 Begin Summary
    Found no problems or warnings.
15 End Summary
```

#### Comment:

The layout is shown above, meanwhile, the histogram of hold time and setup time analysis also attach above. There is no hold time violation and setup time violation. Also, the variation of LVS and DRC are correct.

#### Power consumption report:

```
* Innovus 20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
        Date & Time: 2022-May-01 21:56:52 (2022-May-01 13:56:52 GMT)
     Liberty Libraries used:
analysis_slow: /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib
 13 * 14 * Power Domain used:
15 * Rail:
16 * 17 * Power View:
                                             VDD
                                                             Voltage:
               Power View : analysis_slow
               User-Defined Activity : N.A.
          Activity File: N.A.
            Hierarchical Global Activity: N.A.
               Global Activity: N.A.
               Sequential Element Activity: 0.200000
               Primary Input Activity: 8.288888
               Global Comb ClockGate Ratio: N.A.
               report_power -outfile reports/FIR_filter.routed.power.rpt
0.02938453
0.01557634
0.03970959
0.08467046
                                                                                                                       34.7046%
18.3964%
46.8990%
  53 Group
                                                                                       Internal Switching
                                                                                                                                                       Leakage
                                                                                                                                                                                          Total Percentage
Power (%)

        54
        Power
        Power
        Power

        55
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90
        90

                                                                                                                                                                          9 9
0.08467 100
 66
67 Rail
                                                                                                                                                                                    Total Percentage
Power (%)
0.08467 100
                                                             Voltage Internal
                                                                                                                   Switching
Power
                                                                                                                                                      Leakage
Power
                                                                                                                     0.01558
                                                                                                                                                     0.03971
 69 -----
70 VDD
                                                                     0.95 0.02938
 71
72
73 Clock
74
                         Internal Switching Leakage Total Percentage Power Power (%)

0.0008017 0.003434 0.0002298 0.004465 5.274
74 Power Power Power Power (%)
76 clk 0.0008017 0.0003434 0.0002298 0.004465 5.274
77
78 Total (excluding duplicates) 0.0008017 0.0003434 0.0002298 0.004465 5.274
79
90 Clock: clk
81 Clock Period: 0.100000 usec
82 Clock Toggle Rate: 20.0000 Mhz
83 Clock Static Probability: 0.5000
 88 * Power Distribution Summary:
89 * Highest Average Power:
90 * Highest Leakage Power:
                                                                                                        CTS_ccl_a_buf_00050 (CLKBUF_X3): product_reg_1__31_ (DFFR_X1):
                                                                                                                                                                                                                   0.0004808
                                                                                                                                                                                                            5.618e-05
                               Hignest Leakage Power: product_reg_1_31_(DFFR_AI).

Total Cap: 7.26031e-12 F

Total instances in design: 1022

Total instances in design with no power: 0


Total instances in design with no activity: 0

Total Fillers and Decap: 0
 91 *
 92 *
93 *
 94 *
  95 *
```

#### Area report:

Hinst Name	Module Name	Inst Count	Total Area
2			
3 FIR_filter		1022	3533.544
4 add_0_root_add_0_root_add_73_4	FIR_filter_DW01_add_4	33	134.596
5 add_0_root_add_0_root_add_82_5	FIR_filter_DW01_add_6	33	134.596
6 add_0_root_add_58_2	FIR_filter_DW01_add_0	33	134.596
7 add_1_root_add_0_root_add_73_4	FIR_filter_DW01_add_5	33	134.596
<pre>8 add_1_root_add_0_root_add_82_5</pre>	FIR_filter_DW01_add_7	33	134.596
9 mult_81	FIR_filter_DW_mult_tc_0	15	62.244
0 r500	FIR_filter_DW_mult_tc_5	15	62.244
1 r501	FIR_filter_DW_mult_tc_4	15	62.244
2 r502	FIR_filter_DW01_add_3	33	134.596
3 r503	FIR_filter_DW_mult_tc_3	15	62.244
4 r505	FIR_filter_DW_mult_tc_2	15	62.244
5 r506	FIR_filter_DW01_add_2	33	134.596
6 r507	FIR_filter_DW01_add_1	33	134.596
7 r508	FIR_filter_DW_mult_tc_1	15	62.244


### Timing report:



#### Comment:

From the above report, there is no hold time violation and setup time violation for layout. The total area of the layout is 3533, and the power is illustrate clearly in the report above.

## 6. Screenshot of the post-layout simulation.



#### 7. Path to the design assignment:

/afs/ee.ust.hk/staff/ee/bxieaf/eesm5020/FIR FILTER/