# μ**A**726

## TEMPERATURE-CONTROLLED DIFFERENTIAL PAIR

FAIRCHII D LINEAR INTEGRATED CIRCUITS

GENERAL DESCRIPTION — The μA726 is a monolithic transistor pair in high thermal-resistance package, held at a constant temperature by active temperature regulator circuitry. The transistor pair displays the excellent matching, close thermal coupling, and fast thermal response inherent in monolithic construction. The high gain and low standby dissipation of the regulator circuit permits tight temperature control over a wide range of ambient temperatures. It is intended for use as an input stage in very-low-drift DC amplifiers, replacing complex chopper-stabilized amplifiers; it is also useful as the nonlinear element in logarithmic amplifiers and multipliers where the highly predictable exponential relation between emitter-base voltage and collector current is employed. The device is constructed on a single silicon chip using the Feirchild Planar\* process.


#### **ABSOLUTE MAXIMUM RATINGS**


-55°C to +125°C
0°C to +85°C
-65° C to +150° C
300°C
±18 V
500 mW

#### MAXIMUM RATINGS FOR EACH TRANSISTOR

17(1)((0))(1)(1)(1)(0)(1)(1)(1)(1)(1)(1)(1)(1)(1)(1)(1)(1)(1)	
Maximum collector-to-substrate voltage	40 V
BVCBO	40 V
LV <sub>CEO</sub> (Note 1)	30 V
BVFBO	5 V
Collector Current	5 mA

Note 1: Measured at 1 mA collector current.





\*Planar is a patented Fairchild process

## FAIRCHILD LINEAR INTEGRATED CIRCUITS ● µA726

312 GRADE

ELECTRICAL CHARACTERISTICS ( $-55^{\circ}C \le T_{A} \le +125^{\circ}C$ ,  $V_{s}=\pm15$  V,  $R_{adj}=62$  k $\Omega$  unless otherwise specified)


PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Input Offset Voltage	$10~\mu \text{A} \leq \text{I}_{\text{C}} \leq 100~\mu \text{A}$ $\text{V}_{\text{CE}} = 5~\text{V, Rs} \leq 50\Omega$		1.0	2.5	mV
Input Offset Current	$I_{C}=10~\mu\text{A},V_{CE}=5~ ext{V}$		10	50	лA
Input Offset Current	$I_{\rm C}=100\mu{\rm A}$ , $V_{\rm CE}=5{ m V}$		50	200	nA
Average Input Bias Current	$I_c = 10 \mu\text{A}$ , $V_{ce} = 5 \text{V}$		50	150	nA
Average Input Bias Current	$I_C = 100 \mu\text{A}, V_{CE} = 5 \text{V}$		250	500	nA
Offset Voltage Change	$I_{c}$ = 10 $\mu$ A, 5 V $\leq$ V $_{c\epsilon}$ $\leq$ 25 V, Rs $\leq$ 100 k $\Omega$		0.3	6.0	mV
Offset Voltage Change	$I_{C}=100~\mu\text{A}$ , $5~ extsf{V} \leq  extsf{V}_{CE} \leq 25~ extsf{V}$ , $ extsf{R}_{S} \leq 10~ extsf{k}\Omega$		0.3	6.0	mV
Input Offset Voltage Drift	$10~\mu A \leq I_C \leq 100~\mu A, V_{CE} = 5~V,$ $R_S \leq 50\Omega, +25^{\circ}C \leq T_A \leq +125^{\circ}C$		0.2	1.0	μ <b>V</b> /°C
Input Offset Voltage Drift	$10\mu A \le I_C \le 100 \mu A$ , $V_{CE} = 5 \text{ V}$ , $R_S \le 50\Omega$ , $-55^{\circ}C \le T_A \le +25^{\circ}C$		0.2	1.0	μ <b>V</b> /°(
Input Offset Current Drift	$I_c = 10 \mu\text{A}, V_{ce} = 5 \text{V}$		10		pA/°C
Input Offset Current Drift	$I_{c} = 100  \mu A, V_{CE} = 5  V$		30		pA/°C
Supply Voltage Rejection Ratio	$10\mu A \leq t_C \leq 100 \mu A$ , $R_S \leq 50\Omega$ ,		25		μ۷/۷
Low-Frequency Noise	$I_{\rm C}=10~\mu{\rm A}, V_{\rm CE}=5~{ m V}, R_{ m S}\leq 50\Omega$ BW = .001 Hz to 0.1 Hz		4.0		μV pp
Broadband Noise	$I_{\rm C}=10~\mu{\rm A},V_{\rm CE}=5~{ m V},R_{ m S}\leq50\Omega$ BW $=0.1~{ m Hz}$ to $10~{ m kHz}$		10		μ <b>V</b> pp
Long-term Drift	$10~\mu A \le I_C \le 100~\mu A$ , $V_{CE} = 5~V,~R_S \le 50\Omega$ , $T_A = 25^{\circ}C$		5.0		$\mu V/$ we
High Frequency Current Gain	$f=20$ MHz, $I_C=100~\mu$ A, $V_{CE}=5$ V	1.5	3.5		
Output Capacitance	$I_{E}=0, V_{C8}=5 V$		1.0		pF
Emitter Transition Capacitance	$I_E = 100 \mu\text{A}$		1.0		рF
Collector Saturation Voltage	$I_B=100~\mu A,I_C=1~m A$		0.5	1.0	V


## 323 GRADE

ELECTRICAL CHARACTERISTICS (0 °C  $\leq$  T<sub>A</sub>  $\leq$  +85 °C, V<sub>S</sub> =  $\pm$ 15V, R<sub>adj</sub> = 75 k $\Omega$  unless otherwise specified)


PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Input Offset Voltage	$10~\mu A \leq I_C \leq 100~\mu A$ $V_{CE} = 5V, R_S \leq 50\Omega$		1.0	3.0	mV
Input Offset Current	$I_{\rm C}=10~\mu{\rm A}, V_{\rm CE}=5{ m V}$		10	100	nA
Input Offset Current	$I_C = 100 \mu A$ , $V_{CE} = 5 V$		50	400	пА
Average Input Bias Current	$I_C = 10 \mu A$ , $V_{CE} = 5V$		50	300	пA
Average Input Bias Current	$I_C = 100  \mu A$ , $V_{CE} = 5 V$		250	1000	nA
Offset Voltage Change	${ m I}_{ m C}=10~\mu{ m A}$ , 5V $\leq{ m V}_{ m CE}\leq25$ V, ${ m R}_{ m S}\leq100~{ m k}\Omega$		0.3	6.0	mV
Offset Voltage Change	${ m I}_{ m C}=100~\mu{ m A}$ , 5V $\leq{ m V}_{ m CE}\leq2$ 5V, ${ m R}_{ m S}\leq10~{ m k}\Omega$		0.3	6.0	mV
Input Offset Voltage Drift	$R_{C}=100~\mu A, V_{CE}=5 V, R_{S}\leq 50 \Omega$		0.2	2.0	μ <b>V</b> /°(
Input Offset Current Drift	$I_C = 10 \mu A$ , $V_{CE} = 5V$		10		pA/°C
Input Offset Current Drift	$I_C = 100 \mu A$ , $V_{CE} = 5 V$		30		pA/*(
Supply Voltage Rejection Ratio	$I_C = 100 \mu A, R_S = 50\Omega$		25		μ <b>V/V</b>
Low-Frequency Noise	${\rm H_C}=10~\mu{\rm A}, {\rm V_{CE}}=5{\rm V}, {\rm R_S}\leq 50\Omega,$ BW = 0.001 Hz to 0.1 Hz		4.0		μ <b>V</b> pp
Broadband Noise	${ m H_C}=10~\mu{ m A}$ , ${ m V_{CE}}=5{ m V}$ , ${ m R_S}\leq 50\Omega$ , ${ m BW}=0.1~{ m Hz}$ to $10~{ m kHz}$		10		μ <b>V</b> pp
Long-Term Drift	$I_C = 100 \mu A$ , $V_{CE} = 5V$ , $R_S \le 50\Omega$ , $T_A = 25 ^{\circ}C$		5.0		μ <b>V/wee</b>
High-Frequency Current Gain	$f=20$ MHz, $I_C=100~\mu$ A, $V_{CE}=5V$	1.5	3.5		
Output Capacitance	$I_E = 0, V_{CB} = 5V$		1.0		pF
Emitter Transition Capacitance	$I_{E}=100~\mu A$		1.0		pF
Collector Saturation Voltage	$I_8 = 100 \mu A$ , $I_C = 1 \text{ mA}$		0.5	1.0	V


## TYPICAL PERFORMANCE CURVES 312 GRADE





#### 323 GRADE





## TYPICAL X1000 CIRCUIT

