

Faculty of Engineering & Technology Electrical & Computer Engineering Department

DIGITAL INTEGRATED CIRCUITS- ENCS3330

Assignment 2

Prepared by: Baraa Nasar

ID: 1210880

Instructor: Khader Mohammad

Section: 2

Date: 8/22/2024

Contents

N-LATCH	4
Schematic & Layout & Simulation	4
P-LATCH	5
Schematic & Layout & Simulation	5
Rising edge flip-flop	6
Schematic & Layout & Simulation	6
Falling edge flip-flop	8
Schematic & Layout & Simulation	8

Table of figure

Figure 1: N-LATCH schematic	. 4
Figure 2: N-LATCH layout	. 4
Figure 3: Simulation results for N-LATCH based on schematic	. 4
Figure 4: Simulation results for N-LATCH based on layout	
Figure 5: P-LATCH schematic	
Figure 6: P-LATCH layout	
Figure 7: Simulation results for P-LATCH based on schematic	
Figure 8: Simulation results for P-LATCH based on layout	. 6
Figure 9: Rising edge flip-flop schematic	
Figure 10: Rising edge flip-flop layout	. 7
Figure 11: Simulation results for Rising edge flip-flop based on schematic	. 7
Figure 12: Simulation results for Rising edge flip-flop based on layout	. 7
Figure 13: Falling edge flip-flop schematic	. 8
Figure 14: Falling edge flip-flop layout	. 8
Figure 15: Simulation results for Falling edge flip-flop based on schematic	. 8
Figure 16: Simulation results for Falling edge flip-flop based on layout	. 9

N-LATCH




Figure 1: N-LATCH schematic




Figure 2: N-LATCH layout




Figure 3: Simulation results for N-LATCH based on schematic




Figure 4: Simulation results for N-LATCH based on layout

P-LATCH




Figure 5: P-LATCH schematic




Figure 6: P-LATCH layout



Figure 7: Simulation results for P-LATCH based on schematic



Figure 8: Simulation results for P-LATCH based on layout

Rising edge flip-flop




Figure 9: Rising edge flip-flop schematic




Figure 10: Rising edge flip-flop layout



Figure 11: Simulation results for Rising edge flip-flop based on schematic



Figure 12: Simulation results for Rising edge flip-flop based on layout

Falling edge flip-flop




Figure 13: Falling edge flip-flop schematic




Figure 14: Falling edge flip-flop layout




Figure 15: Simulation results for Falling edge flip-flop based on schematic




Figure 16: Simulation results for Falling edge flip-flop based on layout