
source+
+
VS
SINE(0 9 50)
—
source-
D4
1N4007
D1
1N4007
D3
1N4007
D2
1N4007
.tran 0 60m 0 1u
C1
22µ
RL
330
+
—
load