


IEC 61131-3 Programming

for Power System RTACs

Structured Text, Ladder Diagram, FBD, SFC, and SEL RTAC Implementation

Ricardo Barbosa

2026



Contents

Contents	2
1 IEC 61131-3 Overview	3
1.1 History and Purpose	3
1.2 Third Edition (2013) Changes	4
1.3 Why It Matters for RTAC Programming	4
2 Data Types and Variables	5
2.1 Elementary Data Types	5
2.2 Variable Declaration Sections	6
3 Structured Text (ST)	7
3.1 Syntax Fundamentals	7
3.2 CASE Statement	7
3.3 Motor Interlock Example	8
4 Ladder Diagram (LD)	11
4.1 Elements and Conventions	11
4.2 Timer Function Blocks	11
5 Function Block Diagram (FBD)	13
5.1 Data Flow Programming	13
5.2 PID Control	13
6 Sequential Function Chart (SFC)	15
6.1 Steps and Transitions	15
6.2 Action Qualifiers	15
6.3 Parallel Sequences	15
7 POU: Program, Function, Function Block	17
7.1 POU Hierarchy	17
7.2 FUNCTION vs. FUNCTION_BLOCK	17
7.3 No Recursion	18

8	IEC 61131-3 on the SEL RTAC	19
8.1	ACSELERATOR RTAC IDE	19
8.2	Task Configuration	19
8.3	Data Mapping: Protocol to ST Variables	19
9	Debugging and Troubleshooting	21
9.1	Online Monitoring	21
9.2	Scan Time Overruns and Watchdog Trips	21
9.3	Common RTAC IEC 61131-3 Bugs	21
10	Lab and Practice	23
10.1	Free Tools	23
10.2	Suggested Exercises	23
A	Quick Reference	25
A.1	ST Operators Summary	25

Chapter 1

IEC 61131-3 Overview

1.1 History and Purpose

IEC 61131-3 was first published in 1993 by the International Electrotechnical Commission Technical Committee 65 (Industrial-Process Measurement, Control, and Automation). Before its publication, every PLC vendor shipped proprietary programming software and syntax. A Siemens programmer could not read Allen-Bradley code. A Modicon programmer could not read GE code.

The standard defined five programming languages for industrial controllers, with the explicit goal of portability across vendor platforms. Portability in practice is imperfect — every vendor implements extensions — but the foundational knowledge transfers cleanly.

Key Concept

The five IEC 61131-3 languages:

- **Structured Text (ST)** — Pascal-derived text language. The most expressive and widely used for complex logic.
- **Ladder Diagram (LD)** — Graphical relay logic. Electricians can read it without software training.
- **Function Block Diagram (FBD)** — Graphical data-flow. Signals flow left to right through connected blocks.
- **Sequential Function Chart (SFC)** — State machine / flowchart language. Best for sequential process control.
- **Instruction List (IL)** — Assembly-like. **Deprecated in the 3rd edition (2013). Do not use.**

1.2 Third Edition (2013) Changes

The third edition of IEC 61131-3 formally deprecated Instruction List and added object-oriented extensions to FUNCTION_BLOCK: methods, properties, and inheritance. These OOP features are supported in CODESYS and some other modern IDEs. Support in ACSELERATOR RTAC depends on firmware version.

1.3 Why It Matters for RTAC Programming

The SEL RTAC executes IEC 61131-3 programs on a deterministic real-time kernel. Scan periods as fast as 1 ms are supported. When you write Structured Text in ACSELERATOR RTAC, you are writing code that will execute at real-time rates alongside protocol stacks managing DNP3 communications, IEC 61850 GOOSE publishing, and relay I/O.

Platform-specific knowledge matters, but the foundational IEC 61131-3 concepts — data types, variable scoping, POU structure, task configuration — are identical across all compliant platforms.

Chapter 2

Data Types and Variables

2.1 Elementary Data Types

Type	Size	Range / Notes
BOOL	1 bit	TRUE or FALSE
BYTE	8 bits	0–255. Unsigned. Bit manipulation.
WORD	16 bits	0–65535. Unsigned.
DWORD	32 bits	0–4294967295. Unsigned.
INT	16 bits	–32768 to +32767. Signed.
DINT	32 bits	–2,147,483,648 to +2,147,483,647. Signed.
UINT	16 bits	0–65535. Unsigned integer.
REAL	32 bits	IEEE 754 single precision. ≈ 7 significant digits.
LREAL	64 bits	IEEE 754 double precision. ≈ 15 significant digits.
TIME	32 bits	Duration. Literal: T#5s, T#500ms.
DATE	32 bits	Calendar date. Literal: D#2026-05-09.
STRING	variable	Fixed-length. Default STRING[80].

2.2 Variable Declaration Sections

Section	Scope	Writable by caller?
VAR	Local to POU	No — internal only
VAR_INPUT	Set by caller, read by POU	Yes
VAR_OUTPUT	Written by POU, read by caller	No
VAR_IN_OUT	Passed by reference (bidirectional)	Yes
VAR_GLOBAL	Shared across all POUs	Any POU with access
VAR_RETAIN	Survives power cycle (NVM)	Same as VAR
VAR_CONSTANT	Read-only within POU	Never

WARNING

VAR_RETAIN variables are stored in non-volatile memory. A RETAIN variable survives power loss and watchdog trips. Failure to mark setpoints and accumulated values as RETAIN means they reset to initial values after any power event — potentially at wrong process setpoints.

Chapter 3

Structured Text (ST)

3.1 Syntax Fundamentals

Structured Text uses Pascal-derived syntax. Every statement ends with a semicolon. Assignment is `:=`. Comparison uses `=`, `<>`, `>`, `<`, `>=`, `<=`.

```
1  (* Block comment *)
2  // Line comment
3
4  PROGRAM MotorInterlock
5  VAR
6      bRunCmd      : BOOL;
7      rVoltage     : REAL;
8      nCount       : INT := 0;
9  END_VAR
10
11 bRunCmd  := TRUE;          (* Assignment operator := *)
12 nCount   := nCount + 1;
13 rVoltage := 13.8;
14
15 IF rVoltage > 14.4 THEN    (* Comparison uses = *)
16     bRunCmd := FALSE;
17 ELSIF rVoltage < 12.0 THEN
18     bRunCmd := FALSE;
19 ELSE
20     bRunCmd := TRUE;
21 END_IF;
22 END_PROGRAM
```

3.2 CASE Statement

```

1 CASE nState OF
2   0: (* IDLE *)
3     IF bStartCmd AND bPermissive THEN
4       nState := 1;
5     END_IF;
6   1: (* RUNNING *)
7     bMotorRun := TRUE;
8     IF bStopCmd THEN
9       nState := 0;
10      bMotorRun := FALSE;
11    END_IF;
12  ELSE
13    nState := 0; (* Catch unknown states *)
14 END_CASE;

```

3.3 Motor Interlock Example

The following Structured Text implements a complete motor interlock with start/stop latching, emergency stop, and fault latch logic.

```

1 (* Motor Interlock    complete ST implementation *)
2 FUNCTION_BLOCK FB_MotorInterlock
3 VAR_INPUT
4   bStart      : BOOL;
5   bStop       : BOOL;
6   bEmergencyStop : BOOL;
7   bOverloadRelay : BOOL;
8   bFaultReset  : BOOL;
9 END_VAR
10 VAR_OUTPUT
11   bMotorRun    : BOOL;
12   bFaultLamp   : BOOL;
13   bReadyLamp   : BOOL;
14 END_VAR
15 VAR
16   nState       : INT := 0;
17   bFaultLatch  : BOOL := FALSE;
18   tStartFail   : TON;
19 END_VAR
20
21 CASE nState OF
22   0: (* IDLE *)
23     bMotorRun := FALSE;

```

```
24      bReadyLamp := NOT bFaultLatch;
25      tStartFail(IN := FALSE);
26      IF bStart AND NOT bEmergencyStop AND NOT bFaultLatch THEN
27          nState := 1;
28      END_IF;
29
30  1: (* RUNNING *)
31      bMotorRun := TRUE;
32      (* Start failure timer      trip if not confirmed in 5s *)
33      tStartFail(IN := TRUE, PT := T#5s);
34      IF tStartFail.Q THEN
35          bFaultLatch := TRUE;
36          nState := 2;
37      END_IF;
38      IF bStop OR bEmergencyStop THEN
39          nState := 0;
40          bMotorRun := FALSE;
41          tStartFail(IN := FALSE);
42      END_IF;
43      IF bOverloadRelay THEN
44          bFaultLatch := TRUE;
45          nState := 2;
46      END_IF;
47
48  2: (* FAULT *)
49      bMotorRun := FALSE;
50      bFaultLamp := TRUE;
51      tStartFail(IN := FALSE);
52      IF bFaultReset AND NOT bOverloadRelay THEN
53          bFaultLatch := FALSE;
54          bFaultLamp := FALSE;
55          nState := 0;
56      END_IF;
57  END_CASE;
58  END_FUNCTION_BLOCK
```


Chapter 4

Ladder Diagram (LD)

4.1 Elements and Conventions

Ladder Diagram represents logic as horizontal rungs between two vertical power rails. The left rail is logical power (always TRUE). Each rung evaluates left to right. If the logical path is TRUE, the output coil on the right activates.

Key elements: normally open contact ($-| \quad |-$), normally closed contact ($-| \quad / \quad |-$), output coil ($-()-$), set coil ($-(S)-$), reset coil ($-(R)-$), TON/TOF/TP timer blocks, CTU/CTD counter blocks.

4.2 Timer Function Blocks

Three standard timer FBs are defined in IEC 61131-3:

- **TON** (Timer On-Delay): Output Q goes TRUE after input IN has been TRUE for duration PT.
- **TOF** (Timer Off-Delay): Output Q goes TRUE immediately when IN goes TRUE, stays TRUE for PT after IN goes FALSE.
- **TP** (Pulse): Output Q goes TRUE for exactly PT when IN transitions TRUE.

Field Gotcha

Each timer FB must have its own declared instance. Using the same TON instance for two logically separate timing functions produces incorrect behavior that is difficult to diagnose. One timer — one instance. Always.

Chapter 5

Function Block Diagram (FBD)

5.1 Data Flow Programming

FBD is graphical. Rectangular blocks have named inputs on the left and outputs on the right. Wires connect block outputs to block inputs. Signals flow strictly left to right. Execution order is determined by data dependency, not scan order.

Standard logic blocks: AND, OR, NOT, XOR, ADD, SUB, MUL, DIV, GT, LT, EQ. FB instances (TON, CTU, custom FBs) can also be placed as blocks in FBD.

5.2 PID Control

FBD is the preferred language for PID control loops. The CTRL_PID function block takes setpoint W and process variable X as inputs and outputs control signal Y. The wiring topology makes the feedback loop structure immediately visible in the diagram.

Chapter 6

Sequential Function Chart (SFC)

6.1 Steps and Transitions

SFC describes sequential behavior as a directed graph. **Steps** (rectangles) represent states. One or more steps are active at any time. An **initial step** (double border) is active at startup. **Transitions** (horizontal lines with conditions) specify when execution moves from one step to the next.

6.2 Action Qualifiers

Each action on a step has a qualifier: **N** (non-stored — active while step active), **S** (set — latches TRUE on step activation), **R** (reset — resets a Set action), **P** (pulse — one scan only on activation).

WARNING

A Set (S) action remains active after its step deactivates. It must be explicitly Reset (R) by a downstream step. Forgetting to add the matching Reset is the most common SFC programming error.


6.3 Parallel Sequences

A double horizontal line (AND divergence) activates multiple branches simultaneously. A double horizontal line convergence waits for all parallel branches to complete before proceeding.

Chapter 7

POUs: Program, Function, Function Block

7.1 POU Hierarchy



7.2 FUNCTION vs. FUNCTION_BLOCK

The critical distinction: a **FUNCTION** is stateless — its local variables reinitialize on every call. A **FUNCTION_BLOCK** is stateful — its internal variables persist between calls. To use a **FUNCTION_BLOCK**, you declare a named instance; each instance has independent state.

Key Concept

Use **FUNCTION** for pure computation (scaling, CRC, unit conversion). Use **FUNCTION_BLOCK** for anything that needs memory between scans: timers, counters, state machines, PID controllers.

7.3 No Recursion

IEC 61131-3 explicitly prohibits recursive calls. A FUNCTION or FUNCTION_BLOCK cannot call itself, directly or indirectly. The compiler detects and rejects recursive call chains. Use iteration instead.

Chapter 8

IEC 61131-3 on the SEL RTAC

8.1 ACSELERATOR RTAC IDE

ACSELERATOR RTAC is SEL's configuration and programming IDE for the SEL-3505, SEL-3530, SEL-3555, and related RTAC family devices. The IDE integrates IEC 61131-3 programming with protocol configuration (DNP3, IEC 61850, Modbus) in a single project file.

8.2 Task Configuration

Tasks are configured with a scan period and priority. The IEC 61131-3 runtime calls each task's assigned PROGRAM at the specified interval.

Scan Period	Typical Use	Caution
1 ms	Fast protection, time-critical interlocks	Very tight budget
10 ms	Control logic, analog processing	Common for most RTAC logic
100 ms	Status updates, protocol refresh	Comfortable budget
1 s	Logging, diagnostics	No time pressure

8.3 Data Mapping: Protocol to ST Variables

The RTAC data model bridges protocol data and IEC 61131-3 variables. Protocol clients (DNP3, IEC 61850, Modbus) populate the data model. ACSELERATOR maps data model points to global variables. ST programs read and write these globals each scan.

Field Gotcha

A global variable not mapped to a data model point always reads its initial value (0 or FALSE). If your analog reading is stuck at zero despite the remote device communicating, check the ACSELERATOR data mapping screen first.

Chapter 9

Debugging and Troubleshooting

9.1 Online Monitoring

When connected to a live RTAC from ACSELERATOR, the watch window shows current variable values updated each scan. Variable forcing temporarily overrides program logic. **Always clear all forces before disconnecting from a production device.**

9.2 Scan Time Overruns and Watchdog Trips

If a task executes longer than its scan period, the RTAC logs a scan overrun event. Repeated overruns trigger a watchdog trip, restarting the IEC 61131-3 runtime. Non-RETAIN variables reset to initial values. RETAIN variables survive.

Common overrun causes: unbounded loops, excessive iteration counts, string operations in fast tasks, misconfigured scan period.

9.3 Common RTAC IEC 61131-3 Bugs

1. State variable not initialized correctly after watchdog trip
2. Timer instance shared between two logical uses
3. Type mismatch without explicit conversion
4. Global variable not mapped to data model point
5. Scan period too aggressive for logic complexity

Chapter 10

Lab and Practice

10.1 Free Tools

- **CODESYS** (<https://www.codesys.com>) — Full IEC 61131-3 IDE with built-in soft PLC simulator. Free for development. Supports all five languages, breakpoints, watch windows.
- **OpenPLC Runtime** (<https://openplcproject.com>) — Open-source IEC 61131-3 runtime for Linux, Windows, Raspberry Pi. Free.
- **BEREMIZ** (<https://beremiz.org>) — Python-based open source IEC 61131-3 IDE.

10.2 Suggested Exercises

1. Motor interlock in Ladder Diagram
2. Same logic in Structured Text (CASE state machine)
3. Encapsulate as `FB_MotorInterlock`, instantiate three times
4. Analog scaling `FUNCTION` with type-safe conversion
5. Substation startup sequence in SFC (or ST CASE equivalent)

Pro Tip

Complete all exercises in CODESYS with simulation before touching ACSELERATOR RTAC. The logic validation work is identical in both environments. CODESYS gives you breakpoints.

Appendix A

Quick Reference

A.1 ST Operators Summary

Category	Operators	Notes
Assignment	<code>:=</code>	Not <code>=</code>
Arithmetic	<code>+</code> <code>-</code> <code>*</code> <code>/</code> <code>MOD</code>	Standard math
Comparison	<code>=</code> <code><></code> <code>></code> <code><</code> <code>>=</code> <code><=</code>	Returns B00L
Logical	AND OR NOT XOR	On B00L operands
Bitwise	AND OR NOT XOR	On BYTE/WORD/DWORD
Shift	<code>SHL(x, n)</code> <code>SHR(x, n)</code>	Shift left/right by <i>n</i> bits