VGA\$CHAR Writing a byte to this register causes it to be displayed on the current X/Y coordinate on the screen. Reading from this register yields the character at the current display coordinate.

VGA\$OFFS_DISPLAY This register holds the offset in bytes that is to be used when displaying the video RAM. To scroll one line forward, simply add 0x0050 to this register. For this to work, bit 10 in VGA\$STATE has to be set.

VGA\$OFFS_RW Similar to VGA\$OFFS_DISPLAY – controls the offset for read/write accesses to the display memory.

USB-Keyboard

IO\$KBD_STATE

Bit	Description				
0	Set if an unread character is available.				
1	Function/cursor/key pressed.				
	The value is stored in bits 158.				
$2\dots 4$	Keyboard layout:				
	000: US keyboard				
	001: German keyboard				
57	7 Key modifier bit mask:				
	5: shift, 6: alt, 7: ctrl				

Cycle Counter

CYC\$STATE

Bit	Description
0	Reset counter and start counting.
1	1: count, 0: inhibit

UART

IO\$UART_SRA

Bit	Description
0	Character received.
1	Transmitter ready for next character.

Code Examples

Typical Subroutine Call

MOVE ..., R8 ; Setup subroutine

; parameters

. . .

RSUB SUBR, 1 ; Call subroutine

. . .

SUBR: ADD 0x0100, R14 ; Get free lower

; register set

. . .

SUB 0x0100, R14 ; Restore lower

; register bank

MOVE @R13++, R15 ; RET

Compute $\sum_{i=0}$ 0x0010

.ORG 0x8000

XOR RO, RO ; Clear RO MOVE 0x0010, R1 ; Upper limit LOOP: ADD R1, RO ; One summation

SUB 0x0001, R1 ; Decrement i

ABRA LOOP, !Z; Loop if not zero

HALT

QNICE programming card

May 4, 2016

General

QNICE is a 16 bit processor featuring four addressing modes, 16 registers and a 16 bit address space of 16 bit words, the upper 1 kW page is reserved for memory mapped I/O.

Registers

All in all there are 16 general purpose registers (GPRs) available:

RO	 R7	R8	 R13	R14	R15

R0...R7: General purpose registers, actually these are a window into a register bank holding 256×8 such registers.

R13: Stack pointer (SP).

R14: Statusregister (SR).

R15: Program counter (PC).

SR

rbank	M	Ι	V	N	Z	C	Х	1

1918 receive register	0xFF23	AAHT_TAAU\$OI
TAAU receive register	0xFF22	AAHA_TAAU\$OI
rətsigər sutsta TAAU	0xFF21	AA2_TAAU\$OI
Cycle counter status	A177x0	IO\$CYC_STATE
Cycle counter high	0xFF19	IO\$CAC~HI
Cycle counter middle	0xFF18	IO\$CKG~WID
Cycle counter low	0xFF17	IO\$CAG~TO
USB-keyboard data	0xFF14	IO\$KBD_DATA
USB-keyboard state	0xFF13	IO\$KBD~STATE
Switch register	0xFF12	IO\$SMILCH_REG
Mask register	0xFF11	IO\$TIL_MASK
TIL-display	0xFF10	YAJ42IC_JIT\$OI
R/W RAM offset	0xFF05	AGV#OEES_RW
Display RAM offset	0xFF04	AGP#OFFS_DISPLAY
Character code	0xFF03	VGA\$CHAR
Cursor y-position	0xFF02	VGA\$CR_Y
noitisoq-X rostuD	0xFF01	VGA\$CR_X
TGA status register	0xFF00	VGA\$STATE
Start of I/O area	0xFF00	IO\$BYZE
Description	Address	Label

VGA Controller

VGA\$STATE Bits

Display color (RGB).	02
Small if set, large if cleared.	
Hardware cursor mode:	₹
Enable hardware cursor blinking.	9
Enable hardware cursor.	9
Enable VGA controller.	
Clear screen (set until completion).	8
Busy (wait for 0 before issuing command).	6
Enable display offset register if set.	10
Enable R/W offset register if set.	11
Description	Bit

 $\label{localize} $$VGA$CR_X Set this register to the X coordinate for the next character to be displayed.$

 $\label{eq:coordinate} VGACR_Y$ X coordinate for the next character to be displayed.$

Jumps and Branches

condition	condition	moge	arc mode	SIC IXX	obcoge
select	negate	'			
3 bit	tid 1	2 bit	2 bit	tid ₽	4 bit

səboM gaissərbbA

operand		
memory cell addressed by Rxx as		
Decrement Rxx and then use the	XXA0	11
then increment Rxx		
the contents of Rxx as operand and		
Use the memory cell addressed by	++xxA0	10
the contents of Rxx as operand		
Use the memory cell addressed by	аххЯФ	10
Use Rxx as operand	Вхх	00
Description	Notation	stid sboM

Shortcuts

The file ${\tt sysdef.asm}$ (part of the monitor) defines some shortcuts which facilitate write- and readability of QNICE assembler code:

γ ,x AUZA	SASCALL(x, y)
ABRA R15, 1	NOP
20B 0x0100, R14	DECEB
ADD 0x0100, R14	INCEB
WONE GB13++' B12	RET
Implementation	Sportcut

sysdef.asm also defines three shortcuts SP, SR, and PC for R13, R14, and R15.

JuqJuO/JuqnI

I/O devices are memory mapped, their respective control and data registers occupy the topmost 1 kW memory page.

X: I if the last result was Oxffff

Carry flag

0.000 as 0.000 or 0.000 sew the set of 0.000 sew the second 0.000 second 0.000 second 0.000

N: I if the last result was negative

V: I if the last operation caused an overflow

poznoso tanazotai ae ji [

I: I if an interrupt occured

M: If set to 1, maskable interrupts are allowed

The upper eight bits of SR hold the pointer to the register window. Changing the value stored here will yield a different set of GPRs RO...R7 which is especially useful for subroutine calls.

Instruction Set

QNICE features 14 basic instructions, four jump/branch instructions, and four adressing modes.

Basic Instructions

abom tab	xxr tab	src mode	SIC IXX	obcoge
tid 2	tid ₽	tid 2	tid ₽	tid ₽

Relative subroutine call	dest, [!] cond	BSAB	D	
Relative branch	dest, [!]cond	ARBR	D	l
Absolut subroutine call	dest, [!]cond	ASUB	D	ı
Absolute branch	dest, [!]cond	ARBA	D	ı
Halt the processor		TJAH	E	ı
reserved			D	
compare arc with dat	src, dat	CWL	Э	
dst := dst ^ rsb	arc, dat	XOR	В	ı
dst := dst src	arc, dat	Я0	A	ı
dst := dst & src	src, dat	GNA	6	
dst =: tab	arc, dat	TON	8	
((src >> 8) & 0xFF)				ı
dst := ((src << 8) & 0xFF00)	src, dat	GMAR	L	ı
dst >> src, fill with C, shift to X	arc, dat	SHR	9	
det << src, fill with X, shift to C	arc, dat	THS	9	
D - ora - tab =: tab	arc, dat	SUBC	₽	
dst = dst - src	arc, dat	ans	3	
D + srs + tab =: tab	arc, dat	ADDC	7	
dst := dst + src	src, dat	ADD	Ţ	
ds =: tsb	src, dst	WONE	0	
Effect	Operands	rtsnI	Opc	