

深圳市鴻富海電子科技有限公司

产品规格书

Product Type: <u>10.1" TFT LCD Module</u>

LCD Number: CLAP101NC01CW

HLY Module No.: HLY101ML282-18A

CUSTOMER	PREPARE BY	СНЕСК ВУ	APPROVED BY
APPROVED			
SUPPLIER	PREPARE BY	СНЕСК ВУ	APPROVED BY
APPROVED	Xianguang Zeng		Shenping Pan


深圳市鸿富海电子有限公司

Address: Room 1601-1603, Hailrun Complex Hotdl, Shennan Road NO. 6021, Futian District, S. Z.

Factory: Bldg. 7, HongFuHai industry zone, Sili Road Guanlan Town Baoan District, S.Z.

Tel: (86) -755-33959928 Fax: (86) -755-33959915 Web:www. Hly-LCM. com

HLY101ML282-18A Rev. 01 2011.09.22 1/15



	Contents					
NO.	Contents	Page				
	Cover	1				
	Contents	2				
	Document Revision History	3				
_	General Description	4				
_	Absolute Maximum Ratings	5				
三	Optical Characteristics	6				
四	Electrical characteristics	9				
五.	Interface connection	11				
六	Reliability test	13				
七	Outline Dimension	14				
八	Packing Form	15				

HLY101ML282-18A Rev. 01 2011.09.22 2/15

		Document Revision History		
Change No.	Date	Subject And Reason	Version No.	Responser
1	2011. 09. 22	New	01	Xianguang Zeng

HLY101ML282-18A Rev. 01 2011.09.22 3/15

1.0 General Description

CLAP101NC01CW is 10.1" color TFT-LCD (Thin Film Transistor Liquid Crystal Display) OLB module (finish outer lead bonding) composed of LCD panel and driver ICs (the backlight is not included in this OLB module).

The 10.1" screen produces 1024(*3) X600 resolution image. By applying R.G.B. input signal, full color images are displayed.

1. General information

Item	Specification	Unit
Outline Dimension	235 (H) x143 (V) x4.5 (D)	mm
Display area	222.72 (H) ×125.28 (V)	mm
Number of Pixel	$1024 (\mathrm{H}) \times 3 (\mathrm{RGB}) \times 600 (\mathrm{V})$	pixels
Pixel pitch	0.2175(H) × 0.2088(V)	mm
Pixel arrangement	RGB Vertical stripe	
Number of color	16. 2M	
Response Time (Tr+Tf)	20ms (typ.	
Panel Transmittance	5.9 (TYP.)	%
Power Consumption(W)	480mW(typ.)	
Color Filter Array	RGB vertical strip	
Surface Treatment	Anti-Glare, Hardness:3H	

2. ABSOLUTE MAXIMUM RATINGS

Item	Symbo	Min.	Max.	Unit	Note
Digital Supply Voltage	DVDD	-0.3	5	V	
	VDD-LVDS				
Analog Supply Voltage	AVDD	-0.5	15	V	
Gate On Voltage	VGH	-0.3	42	V	
Gate Off Voltage	VGL	-20	0.3	V	
Gate.On-Gate.Off.Voltage	VGH-VGL	-0.3	40	V	
Signal Input Voltage	NINDO ~ NIND3 PINDO ~ PIND3 NINC, PINC	-0.5	5	V	

HLY101ML282-18A Rev. 01 2011.09.22 4/15

.




3.0 Optical Characteristics

3.1 Optical specification

Ito	em	Symbol	Condition	Min.	Typ.	Max	Unit
Panel Transmittance		Т	_	5. 5	5. 9	_	%
LCM luminan	ce (Center)	YL	I=120mA	150	180	_	cd/m²
Response time	Rising	Tr	Point-5	_	20	40	ms
	Falling	TF					
Viewing Angle	Horizontal	f	Point-5	120	140		
Aligie	Vertical	q	CR ≧ 10	100	120		
Color Filter	White.	X		0.30	0. 32	0.34-	0
Chromacicity		Y	$q=f=0^{\circ}$	0. 32	0.34	0.36-	0
	Red	X	$q=f=0^{\circ}$	(TBD)	(TBD)	(TBD)	
		Y		(TBD)	(TBD)	(TBD)	
Color Filter	Green	X	$q=f=0^{\circ}$	(TBD)	(TBD)	(TBD)	
Chromacicity		Y		(TBD)	(TBD)	(TBD)	
	B1ue	X	q=f = 0°	(TBD)	(TBD)	(TBD)	
		Y		(TBD)	(TBD)	(TBD)	

Note 1: Definition of Response Time.(White-Black)

The response time is defined as the time interval between the 10% and 90% amplitudes.



Note 2: Definition of Viewing Angle(θ , ψ)




Fig.6-2 Definition of Viewing Angle

Note 3: Under C light

HLY101ML282-18A Rev. 01 2011.09.22 5/15



<u>深圳市鴻富海電子科技有限公司</u>

3.2 Environment Absolute Rating

Item	Symbol	Min.	Max.	Unit	Note
Operating Temperature	Topa	-10	60	$^{\circ}$	
Storage Temperature	Tstg	-20	70	$^{\circ}$	


3.3 Back-light Unit:

PARAMETER	Sym.	Min.	Typ.	Max.	Unit	Test Condition	Note
LED Current	IF	-	120	-	mA	-	-
LED Voltage (Total)	VF	9	9. 9	10. 5	V	-	-
Life Time		_	25000	_	Hr.	$I \leq 120 \text{mA}$	_
Color				White			

Note (1) Permanent damage may occur to the LCD module if beyond this specification. Functional operation should be restricted to the conditions described under normal operating conditions.

(2) Ta=25 \pm 2 °C

(3) Test condition: LED Current 120mA



HLY101ML282-18A Rev. 01 2011.09.22 6/15




4. ELECTRICAL CHARACTERISTICS

4.1 Typical operation conditions

Ta=25 (

ITEM	SYMBOL	MIN	TYP	MAX	UNIT	NOTE
Digital Power Supply Voltage For LCD	VDD VDD_LVDS	3	3.3	3.6	٧	
	VCM	VID 2	728	$2.4 - \frac{ \text{VID} }{2}$	٧	Note1
Logic Input Voltage (LVDS:IN+,IN-)	VID	200	-	600	mV	Note1
	VTH	-2	7528	100	mV	VCM=1.2V Note1
	VTL	-100	-	2	mΥ	
Analog Power Supply Voltage	AVDD	9.4	9.6	9.8	V	
Gate On Power Supply Voltage	VGH	17	18	19	٧	
Gate Off Power Supply Voltage	VGL	-6.6	-6	-5.4	٧	
Common Power Supply Voltage	vcом	TBD	4.0	TBD	V	Note2
	V1		9.02		V	
	V2	(Ĩ	9.01		V	
	V3	63	7.62	61	V	
	V4		7.15		V	36
	V5		6.85		V	97.
	V6	- O	6.52		V	
Gamma Voltage	V7	(6.46	4	V	1
	V8	1	3.58		V	
	V9	4	3.5	46	V	4
	V10		3.1		V	
	V11		2.76		V	
	V12	76	2.23		V	
	V13	e-	0.67		٧	
	V14		0.63		V	

[Note1] LVDS signal



[Note2] Please adjust VCOM to make the flicker level be minimum.

HLY101ML282-18A Rev. 01 2011.09.22 7/15

4.2 TFT-LCD Current consumption

ITEM	SYMBOL	Condition	MIN	TYPE	MAX	UNIT	NOTE
Gate on power current	IVGH	VGH =18V		0.5	1	mA	Note1
Gate off power current	IVGL	VGL= -6V		0.5	1	mA	Note1
Digital power current	IVDD	VDD = 3.3V	29	40	50	mA	Note1
Analog power current	IAVDD	AVDD = 9.6V	-	35	45	mA	Note1
Total Power Consumption	PC			480	621	mW	Note1

Note1: Typical: Under 256 gray pattern Maximum: Under black pattern






256 gray pattern

Black Pattern

3.3 Power · Signal sequence

Power On : VDD→AVDD/VGL →VGH →Video &Logic Signal →Backlight Power Off : Backlight →Video &Logic Signal → VGH→AVDD/VGL→VDD



HLY101ML282-18A Rev. 01 2011.09.22 8/15




深圳市鴻富海電子科技有限公司

4.3 Timing characteristics of input signals

(1)Timing Specification


				Symbol	Min	Тур	Max	Unit
LVDS input signal sequence	Ì	CLK Fre	equency	tclk	41	51.2	57	MHz
LCD input signal sequence (Input LVDS		Horizontal total Time	t _H	1214	1344	1364	tCLK	
			Horizontal effective Time	t _{HA}	1024			tCLK
	DENA		Horizontal Blank Time	t _{HB}	190	320	340	tCLK
Transmitter)			Vertical total Time	t _V	615	635	645	th
Transmitter)	Vertical	Vertical effective Time	t _{vA}		600		t _H	
		Vertical Blank Time	t _{ve}	15	35	45	t _H	


(2)Timing Chart Horizontal Timing Sequence




HLY101ML282-18A Rev. 01 2011.09.22 9/15







HLY101ML282-18A Rev. 01 2011.09.22 10/15



5. INTERFACE CONNECTION

5.1 CN1(Signal of interface)

PIN NO	SYMBOL DESCRIPTION					
1	AGND	Analog ground				
2	AVDD	Analog power				
3	VDD	Digital power				
4	GND	Digital ground				
5	VCOM	Common voltage				
6	VDD	Digital power				
7	GND	Digital ground				
8	V14	Gamma correction voltage reference				
9	V13	Gamma correction voltage reference				
10	V12	Gamma correction voltage reference				
11	V11	Gamma correction voltage reference				
12	V10	Gamma correction voltage reference				
13	V9	Gamma correction voltage reference				
14	V8	Gamma correction voltage reference				
15	GND	Digital ground				
16	VDD LVDS	LVDS power				
17	GND	Digital ground				
18	PIND3	Positive LVDS differential data inputs				
19	NIND3	Negative LVDS differential data inputs				
20	GND	Digital ground				
21	PINC	Positive LVDS differential clock inputs				
22	NINC	Negative LVDS differential clock inputs				
23	GND	Digital ground				
24	PIND2	Positive LVDS differential data inputs				
25	NIND2	Negative LVDS differential data inputs				
26	GND					
27	PIND1	Digital ground				
		Positive LVDS differential data inputs				
28	NIND1	Negative LVDS differential data inputs				
29 30	GND	Digital ground				
	PIND0	Positive LVDS differential data inputs				
31	NINDO	Negative LVDS differential data inputs				
32	GND	Digital ground				
33	GND_LVDS	LVDS ground				
34	GRB	Global reset pin. Active low to enter reset state. Suggest to connecting with an RC reset circuit for stability.				
100		Normally pull high. (R=10K Ω · C=0.1 μ F)				
1		Standby mode, normally pull high				
35	STBYB	STBYB=" 1" , normal operation				
33		STBYB=" 0" ,timing control, source driver will turn off, all output are high-Z				
36	SHLR	Left or right display control				
37	VDD	Digital power				
38	UPDN	3 - 3 - 3 - 3 - 3 - 3 - 3 - 3 - 3 - 3 -				
39	AGND	Up / down display control Analog ground				
40	AVDD					
41	VCOM	Analog power				
41	VCOM	Common voltage				
40	DITH	Dithering function enable control. Normally pull low				
42	DITH	DITHER = "1", Enable internal dithering function DITHER = "0", Disable internal dithering function				
45						
43	GND	Digital ground				
44	VDD	Digital Power				
45	GND	Digital ground				
46	V7	Gamma correction voltage reference				
47	V6	Gamma correction voltage reference				
48	V5	Gamma correction voltage reference				
49	V4	Gamma correction voltage reference				

HLY101ML282-18A Rev. 01 2011.09.22 11/15




50	V3	Gamma correction voltage reference
51	V2	Gamma correction voltage reference
52	V1	Gamma correction voltage reference
53	GND	Digital ground
54	VDD	Digital power
55	GND	Digital ground
56	VGH	Positive power for TFT
57	VDD	Digital power for Gate IC
58	VGL	Negative power for TFT
59	GND	Digital ground for Gate IC
60	NC	Not connect

Remarks:

- 1) Mating connector: 089K60-000100-G2-R (STARCONN)
- 2) UPDN and SHLR control function

UPDN	SHLR	FUNCTION
0	1	Normal display
0	0	Inverse Left and Right
1	1	Inverse Up and Down
1	0	Inverse Left and Right Inverse Up and Down



HLY101ML282-18A Rev. 01 2011.09.22 12/15

6. RELIABILITY TEST

(These tests are conducted with CPT backlight.)

6.1 Temperature and Humidity

TEST ITEMS	CONDITIONS	NOTE	
High Temperature Operation	70°€ ;240hrs	- 1	
High Temperature Storage	80℃; 240hrs	21	
High Temperature High Humidity Operation	60°C; 90%RH;240hrs	No condensation	
Low Temperature Operation	-20°€ ; 240hrs	Backlight unit always turn on	
Low Temperature Storage	-30°C ; 240hrs		
Thermal Shock	-30°C (0.5hr) ~ 80°C (0.5hr) ; 200 Cycles		
Image Sticking	25 C±2 C; 24hrs	Note 1.	

Note 1.

Condition of Image Sticking test: 25 °C ± 2 °C

Operation with test pattern sustained for 24 hrs, then change to gray pattern immediately.

After 5 mins, the mura must be disappeared completely.




Image Sticking -pattern

Mid-Gray pattern

6.2 Shock and Vibration

TEST ITEMS	CONDITIONS		
Shock (Non-operation)	 Shock level: 980m/s²(equal to 100G). Waveform: half sinusoidal wave,6ms. Number of shocks: ±X,±Y,±Z axes for a total of six shock inputs. 		
Vibration (Non-operation)	 Frequency range:8~33.3Hz Stoke: 1.3 mm Vibration: sinusoidal wave, perpendicular axis(both x, y axis: 2hrs,z axis: 4hrs). Sweep: 2.9G,33.3 Hz -400 Hz Cycle time: 15 min 		

6.3 Electrostatic Discharge

TEST ITEM	CONDITIONS	NOTE
ESD	150pF → 330Ω → ±8kV&±15kV air& contact test	1
LSD	200pF · 0Ω · ±200V contact test	2

Note: Measure point :

- 1. LCD glass and metal bezel
- 2. IF connector pins

6.4 Judgment Standard

The judgment of the above test should be made as follow:


Pass: Normal display image with no obvious non-uniformity and no line defect.

Partial transformation of the module parts should be ignored.

Fail: No display image, obvious non-uniformity, or line defects.


HLY101ML282-18A Rev. 01 2011.09.22 13/15





HLY101ML282-18A Rev. 01 2011.09.22 14/15





HLY101ML282-18A Rev. 01 2011.09.22 15/15