

Digital Building Blocks

- Arithmetic Circuits
- Sequential Building Blocks
- Memory Arrays
- Logic Arrays
- Cyclone IV




Chap 5

Arithmetic Circuits


- Adder

- Several types of carry propagate adders (CPAs) are:

- » Ripple-carry adders (slow)
- » Carry-lookahead adders (fast)
- » Prefix adders (faster)



Half Adder




A	B	C _{out}	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$S = A \oplus B$$

$$C_{out} = AB$$

Full Adder




C _{in}	A	B	C _{out}	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$$S = A \oplus B \oplus C_{in}$$

$$C_{out} = AB + AC_{in} + BC_{in}$$

- Ripple-Carry Adder


- Chain 1-bit adders together
- Carry ripples through entire chain
- Disadvantage: slow





$$t_{ripple} = N t_{FA}$$

where t_{FA} is the delay of a 1-bit full adder


- Subtraction



- Comparators




- ALU (Arithmetic Logic Unit)




ALUControl _{1:0}	Function
00	Add
01	Subtract
10	AND
11	OR


- ALU with Status Flags



Flag	Description
N	Result is N egative
Z	Result is Z ero
C	Adder produces C arry out
V	Adder o V erflowed





- $C = 1$ if
 - » Cout of Adder is 1 **AND**
 - » ALU is adding or subtracting (ALUControl is 00 or 01)
- $V = 1$ if
 - » ALU is performing addition or subtraction (ALUControl1 = 0) **AND**
 - » A and Sum have opposite signs **AND**
 - » A and B have same signs upon addition (ALUControl0 = 0) **OR**
 - » A and B have different signs upon subtraction (ALUControl0 = 1)



Shifters and Rotators

- **Logical shifter:** shifts value to left or right and fills empty spaces with 0's
 - » Ex: 11001 >> 2 = 00110
 - » Ex: 11001 << 2 = 00100
- **Arithmetic shifter:** same as logical shifter, but on right shift, fills empty spaces with the old most significant bit (msb).
 - » Ex: 11001 >>> 2 = 11110
 - » Ex: 11001 <<< 2 = 00100
- **Rotator:** rotates bits in a circle, such that bits shifted off one end are shifted into the other end
 - » Ex: 11001 ROR 2 = 01110
 - » Ex: 11001 ROL 2 = 00111



- Shifters as Multipliers, Dividers

- $A \ll N = A \times 2^N$

- » Example : $00001 \ll 2 = 00100$ ($1 \times 2^2 = 4$)

- » Example : $11101 \ll 2 = 10100$ ($-3 \times 2^2 = -12$)


- $A \gg N = A \div 2^N$

- » Example : $01000 \gg 2 = 00010$ ($8 \div 2^2 = 2$)

- » Example : $10000 \gg 2 = 11100$ ($-16 \div 2^2 = -4$)

- Multiplication


- Partial products are formed by multiplying a single digit of the multiplier with the entire multiplicand
- Shifted partial products are summed to form the result



Decimal		Binary
$ \begin{array}{r} 230 \\ \times 42 \\ \hline 460 \\ + 920 \\ \hline 9660 \end{array} $	multiplicand multiplier partial products result	$ \begin{array}{r} 0101 \\ \times 0111 \\ \hline 0101 \\ 0101 \\ 0101 \\ + 0000 \\ \hline 0100011 \end{array} $

$$230 \times 42 = 9660$$


$$5 \times 7 = 35$$




Sequential Building Blocks


- Counters
 - Increments on each clock edge
 - Used to cycle through numbers.
 - » For example
 - 000, 001, 010, 011, 100, 101, 110, 111, 000, 001

Symbol



Implementation







• Shift Registers

- » Shift a new bit in on each clock edge
- » Shift a bit out on each clock edge
- » Serial-to-parallel converter: converts serial input (S_{in}) to parallel output ($Q_{0:N-1}$)


Symbol:



Implementation:





• Shift Register with Parallel Load




When Load = 1, acts as a normal N-bit register
When Load = 0, acts as a shift register

Application : Scannable Flip-Flop




Memory Arrays

- Efficiently store large amounts of data
- 3 common types:
 - Dynamic random access memory (DRAM)
 - Static random access memory (SRAM)
 - Read only memory (ROM)
- M-bit data value read/written at each unique N-bit address





- 2-dimensional array of bit cells
- Each bit cell stores one bit
- N address bits and M data bits:
 - » 2^N rows and M columns
 - » **Depth** : number of rows (number of words)
 - » **Width** : number of columns (size of word)
 - » **Array size** : $\text{depth} \times \text{width} = 2^N \times M$



Address	Data			
11	0	1	0	↑ depth ↓
10	1	0	0	
01	1	1	0	
00	0	1	1	
	← width →			

- **Wordline :**
 - » like an enable
 - » single row in memory array read/written
 - » corresponds to unique address
 - » only one wordline HIGH at once




RAM: Random Access Memory


- Volatile: loses its data when power off
- Read and written quickly
- 2 types
 - **DRAM** (Dynamic random access memory)
 - » uses a capacitor
 - » Main memory in your computer is DRAM
 - **SRAM** (Static random access memory)
 - » uses cross-coupled inverters

Historically called random access memory because any data word accessed as easily as any other (in contrast to sequential access memories such as a tape recorder)

DRAM bit cell




SRAM bit cell



ROM: Read Only Memory

- **Nonvolatile** : retains data when power off
- Read quickly, but writing is impossible or slow
- Flash memory in cameras, thumb drives, and digital cameras are all ROMs

Historically called read only memory because ROMs were written at manufacturing time or by burning fuses. Once ROM was configured, it could not be written again. This is no longer the case for Flash memory and other types of ROMs.




- Logic Using Memory Arrays

- Implement the following logic functions using a $2^2 \times 3$ -bit ROM

» $X = AB$


» $Y = A + B$

» $Z = A \overline{B}$



Called *lookup tables (LUTs)*:
look up output at each input
combination (address)

Truth Table		
A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1



- Multi-ported Memories

- **Port** : address/data pair
- 3-ported memory
 - » 2 read ports (A1/RD1, A2/RD2)
 - » 1 write port (A3/WD3, WE3 enables writing)
- **Register file** : small multi-ported memory

