

Combinational Logic Design

- Introduction
- Boolean Equations
- Boolean Algebra
- From Logic to Gates
- From Gates to Transistors
- X's and Z's
- Karnaugh Maps
- Combinational Building Blocks
- Timing




Chap 2

Introduction


- A logic circuit is composed of :

- Inputs
- Outputs
- Functional specification
- Timing specification



- Types of Logic Circuits

- Combinational Logic
 - » Memoryless
 - » Outputs determined by current values of inputs
- Sequential Logic
 - » Has memory
 - » Outputs determined by previous and current values of inputs




Nodes

- Inputs: A, B, C
- Outputs: Y, Z
- Internal: n1

Circuit elements

- E1, E2, E3
- Each a circuit




Example of combinational composition

- Every element is combinational
- Every node is either an input or connects to exactly one output
- The circuit contains no cyclic paths

Boolean Equations

- Functional specification of outputs in terms of inputs
- Some definitions
 - **Complement** : variable with a bar over it
» $\overline{A}, \overline{B}, \overline{C}$
 - **Literal** : variable or its complement
» $A, \overline{A}, B, \overline{B}, C, \overline{C}$
 - **Implicant** : product of literals
» ABC, AC, \overline{BC}
 - **Minterm** : product that includes all input variables
» $\overline{A}\overline{B}C, \overline{A}B\overline{C}, A\overline{B}\overline{C}$



- Sum-of-Products (SOP) Form

- All equations can be written in SOP form
- Each row has a minterm
- A minterm is a product (AND) of literals
- Each minterm is TRUE for that row (and only that row)
- Form function by ORing minterms where output is 1
- Thus, a sum (OR) of products (AND terms)

A	B	Y	minterm	minterm name
0	0	0	$\overline{A} \overline{B}$	m_0
0	1	1	$\overline{A} B$	m_1
1	0	0	$A \overline{B}$	m_2
1	1	1	$A B$	m_3

$$Y = F(A, B) = \overline{A}B + AB = \Sigma(1, 3)$$


Boolean Algebra

- Axioms and theorems to **simplify** Boolean equations
- Like regular algebra, but simpler: variables have only two values (1 or 0)
- **Duality** in axioms and theorems:
 - ANDs and ORs, 0's and 1's interchanged
- Axioms

Number	Axiom	Dual	Name
A1	$B = 0 \text{ if } B \neq 1$	$B = 1 \text{ if } B \neq 0$	Binary Field
A2	$0 = 1$	$1 = 0$	NOT
A3	$0 \bullet 0 = 0$	$1 + 1 = 1$	AND/OR
A4	$1 \bullet 1 = 1$	$0 + 0 = 0$	AND/OR
A5	$0 \bullet 1 = 1 \bullet 0 = 0$	$1 + 0 = 0 + 1 = 1$	AND/OR

- Theorems of One Variable

Number	Theorem	Dual	Name
T1	$B \bullet 1 = B$	$B + 0 = B$	Identity
T2	$B \bullet 0 = 0$	$B + 1 = 1$	Null Element
T3	$B \bullet B = B$	$B + B = B$	Idempotency
T4	$\overline{\overline{B}} = B$		Involution
T5	$B \bullet \overline{B} = 0$	$B + \overline{B} = 1$	Complements



- Theorems of Several Variables

#	Theorem	Dual	Name
T6	$B \bullet C = C \bullet B$	$B + C = C + B$	Commutativity
T7	$(B \bullet C) \bullet D = B \bullet (C \bullet D)$	$(B + C) + D = B + (C + D)$	Associativity
T8	$B \bullet (C + D) = (B \bullet C) + (B \bullet D)$	$B + (C \bullet D) = (B + C) (B + D)$	Distributivity
T9	$B \bullet (B + C) = B$	$B + (B \bullet C) = B$	Covering
T10	$(B \bullet C) + (B \bullet \bar{C}) = B$	$(B + C) \bullet (B + \bar{C}) = B$	Combining
T11	$(B \bullet C) + (\bar{B} \bullet D) + (C \bullet D) = (B \bullet C) + (\bar{B} \bullet D)$	$(B + C) \bullet (\bar{B} + D) \bullet (C + D) = (B + C) \bullet (\bar{B} + D)$	Consensus

- Prove

- Example : T9 - Covering

Number	Theorem	Name
T9	$B \bullet (B+C) = B$	Covering

- » Method 1: Perfect Induction

B	C	$(B+C)$	$B(B+C)$
0	0	0	0
0	1	1	0
1	0	1	1
1	1	1	1



- » Method 2: Prove true using other axioms and theorems

$$\begin{aligned}
 B \bullet (B+C) &= B \bullet B + B \bullet C && \text{T8: Distributivity} \\
 &= B + B \bullet C && \text{T3: Idempotency} \\
 &= B \bullet (1 + C) && \text{T8: Distributivity} \\
 &= B \bullet (1) && \text{T2: Null element} \\
 &= B && \text{T1: Identity}
 \end{aligned}$$



- De Morgan's Theorem

#	Theorem	Dual	Name
T12	$\overline{B_0 \bullet B_1 \bullet B_2 \dots} = \overline{B_0} + \overline{B_1} + \overline{B_2} \dots$	$\overline{B_0 + B_1 + B_2 \dots} = \overline{B_0} \bullet \overline{B_1} \bullet \overline{B_2} \dots$	DeMorgan's Theorem

- $Y = \overline{AB} = \overline{A} + \overline{B}$



- $Y = \overline{A + B} = \overline{A} \bullet \overline{B}$



- De Morgan's Theorem Examples

$$\begin{aligned}
 Y &= \overline{(A+BD)C} \\
 &= \overline{(A+BD)} + \overline{\overline{C}} \\
 &= (\overline{A} \bullet \overline{(BD)}) + C \\
 &= (\overline{A} \bullet (BD)) + C \\
 &= \overline{A}BD + C
 \end{aligned}$$

$$\begin{aligned}
 Y &= \overline{(\overline{ACE+D}) + B} \\
 &= \overline{(\overline{ACE+D})} \bullet \overline{B} \\
 &= (\overline{\overline{ACE}} \bullet \overline{\overline{D}}) \bullet \overline{B} \\
 &= ((\overline{AC} + \overline{E}) \bullet D) \bullet \overline{B} \\
 &= ((AC + \overline{E}) \bullet D) \bullet \overline{B} \\
 &= (ACD + D\overline{E}) \bullet \overline{B} \\
 &= \overline{A}BCD + \overline{B}D\overline{E}
 \end{aligned}$$

- Bubble Pushing

- Backward:

- » Body changes
 - » Adds bubbles to inputs




- Forward:





- » Body changes
 - » Adds bubble to output



- Rules

- » Begin at output, then work toward inputs
 - » Push bubbles on final output back
 - » Draw gates in a form so bubbles cancel





$$Y = \overline{A}\overline{B}C + \overline{D}$$

- Simplifying Equations

- Reducing an equation to the **fewest number of implicants**, where each implicant has the **fewest literals**
- Trial and Error approach
- Examples :

Recall: $A' = \overline{A}$

$$Y = A(AB + ABC)$$

$$= A(AB(1 + C))$$

T8: Distributivity

$$= A(AB(1))$$

T2': Null Element

$$= A(AB)$$

T1: Identity

$$= (AA)B$$

T7: Associativity

$$= AB$$

T3: Idempotency

$$Y = AB'C + ABC + A'BC$$

$$= AB'C + \mathbf{ABC} + \mathbf{ABC} + A'BC \quad \text{T3': Idempotency}$$


$$= (AB'C + ABC) + (ABC + A'BC) \quad \text{T7': Associativity}$$

$$= AC + BC$$

T10: Combining

From Logic to Gates


- Two-level logic: ANDs followed by ORs
- Example: $Y = \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + A\bar{B}C$



wires connect
at a T junction




wires connect
at a dot



wires crossing
without a dot do
not connect




- Example : Priority Circuit





A_3	A_2	A_1	A_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	0
0	1	0	0	0	1	0	0
0	1	0	1	0	1	0	0
0	1	1	0	0	1	0	0
0	1	1	1	0	1	0	0
1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	0
1	0	1	0	1	0	0	0
1	0	1	1	1	0	0	0
1	1	0	0	1	0	0	0
1	1	0	1	1	0	0	0
1	1	1	0	1	0	0	0
1	1	1	1	1	0	0	0

- Don't Cares

A_3	A_2	A_1	A_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	X	0	0	1	0
0	1	X	X	0	1	0	0
1	X	X	X	1	0	0	0




From Gates to Transistor



Contention : X

- **Contention:** circuit tries to drive output to 1 and 0
 - Actual value somewhere in between
 - Could be 0, 1, or in forbidden zone
 - Might change with voltage, temperature, time, noise
 - Often causes excessive power dissipation




- Warnings :
 - Contention usually indicates a **bug**.
 - **X** is used for “**don’t care**” and **contention**
 - » Look at the context to tell them apart.

Floating : Z


- Floating, high impedance, open, high Z
- Floating output might be 0, 1, or somewhere in between

Tristate Buffer



<i>E</i>	<i>A</i>	<i>Y</i>
0	0	Z
0	1	Z
1	0	0
1	1	1

- Floating nodes are used in tristate busses
 - Many different drivers
 - Exactly one is active at once



Karnaugh Maps (K-Maps)

- Boolean expressions can be minimized by combining terms
- K-maps minimize equations graphically
- $PA + P\bar{A} = P$

A	B	C	Y
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

Y C	AB			
	00	01	11	10
0	1	0	0	0
1	1	0	0	0

Y C	AB			
	00	01	11	10
0	$\bar{A}\bar{B}\bar{C}$	$\bar{A}B\bar{C}$	$AB\bar{C}$	$A\bar{B}\bar{C}$
1	$\bar{A}\bar{B}C$	$\bar{A}BC$	ABC	$A\bar{B}C$

Y C	AB			
	00	01	11	10
0	1	0	0	0
1	1	0	0	0

$$Y = \bar{A}\bar{B}$$

- Circle 1's in adjacent squares
- In Boolean expression, include only literals whose true and complement form are not in the circle

- K-Map Rules

- » Every 1 must be circled at least once
- » Each circle must span a power of 2 (i.e. 1, 2, 4) squares in each direction
- » Each circle must be as large as possible
- » A circle may wrap around the edges
- » A “don't care” (X) is circled only if it helps minimize the equation

- Example

Y C		AB			
		00	01	11	10
0	$\bar{A}\bar{B}\bar{C}$	$\bar{A}B\bar{C}$	$AB\bar{C}$	$A\bar{B}\bar{C}$	
1	$\bar{A}\bar{B}C$	$\bar{A}BC$	ABC	$A\bar{B}C$	

Truth Table			
A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

Y C		AB			
		00	01	11	10
0					
1					

- Example of K-Map with 4 variables

<i>A</i>	<i>B</i>	<i>C</i>	<i>D</i>	<i>Y</i>
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0

<i>Y</i>		<i>AB</i>			
<i>CD</i>		00	01	11	10
00					
01					
11					
10					

<i>A</i>	<i>B</i>	<i>C</i>	<i>D</i>	<i>Y</i>
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0

<i>Y</i>		<i>AB</i>			
<i>CD</i>		00	01	11	10
	00	1	0	0	1
01	01	0	1	0	1
	11	1	1	0	0
10	10	1	1	0	1

$$Y = \bar{A}C + \bar{A}BD + A\bar{B}\bar{C} + \bar{B}\bar{D}$$

- Example of K-Map with Don't Cares

<i>A</i>	<i>B</i>	<i>C</i>	<i>D</i>	<i>Y</i>
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	X
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	X
1	0	1	1	X
1	1	0	0	X
1	1	0	1	X
1	1	1	0	X
1	1	1	1	X

<i>Y</i>		<i>AB</i>			
<i>CD</i>		00	01	11	10
	00				
	01				
	11				
	10				

<i>A</i>	<i>B</i>	<i>C</i>	<i>D</i>	<i>Y</i>
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	X
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	X
1	0	1	1	X
1	1	0	0	X
1	1	0	1	X
1	1	1	0	X
1	1	1	1	X


<i>Y</i>		<i>AB</i>			
<i>CD</i>		00	01	11	10
		00	01	11	10
00		1	0	X	1
01		0	X	X	1
11		1	1	X	X
10		1	1	X	X

$$Y = A + \overline{B}\overline{D} + C$$

Combinational Building Blocks

- Multiplexer (Mux)
 - Selects between one of N inputs to connect to output
 - $\log_2 N$ -bit select input – control input
 - Multiplexer Implementations
 - » Logic gates
 - » Tristates




2:1 Mux



S	D ₁	D ₀	Y	S	Y
0	0	0	0	0	D ₀
0	0	1	1	1	D ₁
0	1	0	0		
0	1	1	1		
1	0	0	0		
1	0	1	0		
1	1	0	1		
1	1	1	1		

Y	D ₀ D ₁	00	01	11	10
S	0	0	0	1	1
1	0	1	1	0	

$$Y = D_0 \bar{S} + D_1 S$$




- Logic using Multiplexers


- Using mux as a lookup table

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

$$Y = AB$$





- Reducing the size of the mux




- Decoder

- N inputs, 2^N outputs
- One-hot outputs : only one output HIGH at once

- Implementation





A_1	A_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0



Logic Using Decoders
OR minterms

Timing

- Propagation & Contamination Delay
 - **Propagation delay:** $t_{pd} = \max$ delay from input to output
 - **Contamination delay:** $t_{cd} = \min$ delay from input to output




Critical (Long) Path: $t_{pd} = 2t_{pd_AND} + t_{pd_OR}$

Short Path: $t_{cd} = t_{cd_AND}$



- Glitches

- When a single (or more) input change causes an output to change multiple times




Y		AB			
		00	01	11	10
C	0	1	0	0	0
	1	1	1	1	0

$$Y = \bar{A}\bar{B} + BC$$



- Fixing the glitch



- Glitches don't cause problems because of **synchronous design** conventions (see next chapter)