

Inputs X Combinational > Outputs

Circuit Present (Present)

- The memory elements are devices capable of storing binary intermetion (O or 1) within them. The binory intermetion stored in the memory elements at any given time defines the state of the sequential circuit.
- * Outputs depend not only its present inputs, but also on the past inputs.

Outputs = f(external inputs, present state)
(of the memory elements)

Next State = f(external inputs, present state) (of the memory elements) (of the memory)

A sequential circuit is specified by a time sequence of inputs, out puts and internal states.


There are two main types of sequential circuits:

- I- Synchronous Sequential Circuits

 State of the circuit changes at discrete instants of time depending on a synchronizing clock pulse (JTL).
- 2- Asynchronous Sequestial Circuits
 State of the circuit can change at any instant of time.

- Synchronous sequential Circuits -


Block diagram of a synchronous sequential circuit is shown below:



* Flip-Flops

The memory elements used in clocked sequential circuits are called flip-flops.


Basic Flip-Flop Circuit with NOR Gates:



- Truth Table -* when Q=1 and Q=0 => SET State


When Q=0 and Q=1=> RESET or CLEAR State

Basic Flip-Flop Circuit with NAND Gates:




- the operation of the basic flip-flop can be modified by providing an additional control input that determines when the state of the circuit can be changed.


- State Transition Diagram -



-3-



One way to eliminate the undesirable condition of the indeterminate state in the SR flip-flop is to ensure that inputs S and R are never equal to 1 at the same time. This is done in the D flip-flop by applying D input to the input and its complement to the R input.




- As long as CP=0, the circuit cannot change state. When CP=1, the output Q follows the D input (i.e. D=0 if D=0: and D=1 if D=1)

- Graphic Symbol -

- characteristic Table of the Offip-flop

JK Flip-Flop:

A JK flip-flop is a refinement of the SR flip-flop to eliminate the indeterminate state of the SR type.




- 7	0	
- C	Q'	
_		
Gran	Sir	Symbol-

ZK	Q(++	()
00		No change Reset
10		set Toggle (Complement)

- Characteristic Table of the JK Flip-Flop-

T Flip-Flop:

The T flip-flop is a single-input version of the JX flip flop. It is obtained from the JX flip-flop when both inputs are tred together.



T Q(t)	Q(t+1)
0 0	O No chang
10	O Toggle

- Characteristic Table-

$$Q(t+1) = TQ' + TQ$$

= $T \oplus Q$

- Characteristic Equation -

- Graphic Symbol - - Characteristic Table of the T Flip-Flop-

- Regardless of the present state, the T the-flop complements its output when CP=1 and T=1.


In summary;

You can design and define your own thip-thop:

Example: Design a T-FF using a O-FF and some logic.

Soln: Remember;

$$\begin{array}{c|cccc}
D & Q(t+1) & T & Q(t+1) \\
\hline
O & O & Q(t+1) \\
\hline
1 & 1 & Q'(t+1) \\
Q(t+1) = D & Q(t+1) = TQ' + T'Q = T \oplus Q
\end{array}$$




* Triggering of Flip-Flops

The state of a flip-flop is switched by a momentary change in the clock pulse input signal. This momentary change is called a trigger. The clock pulse alternates between "o" and "i"


Level Triggered Flip-Flop:

The flip-flop responds to input changes during the entire pulse duration.




Positive-Edge Triggered Flip-Flop:

The flip-flop responds to input changes only at the positive edge of the clock pulse.




Negative - Edge Triggered Flip-Flop:

The flip-flop responds to input changes only at the negative edge of the clock pulse.



Master-Slave Flip-Flop;

A master-slave flip-flop is construited from two flip-flops and an inverter.




- Logic Diagram of a Master-Slave SR Flip-Flop -
- when cl=0, the slave flip-flop is enabled, and output Q is equal to the master output Y. The master flip-flop is disabled.
- when CP=1, the values on S and R control the value stored in the master flip-flop Y, but connot affect the slave output Q.

Example: Master - Slave SR flip-flop. Logic simulation is shown in Figure 5-10, page 11.

Truth table of Figure 5-10 is:

CLK 1-2	5	R	C	Y	a		
1-2							
						18147	
							9
						Mary All	
						U Strati	-1





J FIGURE 5-10

-flop has the

Logic Simulation of an SR Master-Slave Flip-Flop

ne external inputs S and R can change anytime after the clock pulse goes through Note that these changes are delayed from the pulse changes by gate delays. Also, **bled**, and S and R have no effect until the next clock pulse. negative transition. This is because, as the C input reaches 0, the master is dis-

s and the 1 on R. Since the 1 on R was caught last, the output Q remained at 0. In the SR master-slave flip-flop. A narrow pulse to 1 occurs on S at the beginning of esponse to the clock's change to 0. Thus, the master latch "caught" both the 1 on continues to store 0, which is copied to the slave latch, changing Q to 0, in nes to 0 and a narrow 1 pulse occurs on R. The master latch responds to the 1 on clock pulse. The master latch responds to the 1 on S by changing Y to 1. Then S by changing Y back to 0. Since there are no further 1 values on S or R, the mas-The next sequence of signal changes illustrates the "1s catching" behavior of

stored in the nains at the nains at the nains at the nains at the nains and R inputs

output Q


is 0. When a

ith a control


ked SR latch

1

Master-Slave D Flip-Flop:



Timing diagram is:



Qm-----


Qs -----

CLK	0	C	Qm	Qs
1.1				
1.2				
			-	

Edge - Triggered Flip-Flop:


An edge-triggered flip-flop ignores the pulse while it is at a constant level and triggers only during a transition of the clock signal $(0\rightarrow 1)$ or $(1\rightarrow 0)$.

Example: Negative - Edge - Triggered D Flip - Flop. when cp > 1 Te, the circuit changes it value, Qs. Timing diagram is: Example: Positive-Edge-Triggered D Flip-Flop. when CP - the circuit changes its value, Qs.



Direct Inputs:

Flip-flops provide two special inputs, set or reset (clear) to face the circuit to on withal state.



- Graphic Symbol -

5	R	CP	D	a a
0	1	X	X	10
1	0	X	X	01
0	0	X	X	Undefined
1	1	工	0	0 1
1	1	I	1	10

- Function Table -

- Graphic Symbol -

SRCPTK	Q Q'
OIXXX	10
10 x x x	01
_11 x x x X	Undefined
11500	Q Q'
11501	01
11510	10
11211	Q'Q

- Function Table -