* Analysis of Clocked Sequential Circuits

The onalysis of a sequential circuit consists of obtaining a state table and or a state diagram for the time sequence of inputs, outputs and internal states.

The aim of the onalysis is to determine the outputs and the next state of the circuit depending on the inputs and the present state.


Analysis Procedure:

- 1- Label the inputs and the outputs of each flip-flop with different symbols.
- 2- Obtain the input equation of each flip-flop in terms of the present state and input variables.
- 3- Substitute the equations found in step 2 into the corresponding flip-flop characteristic equation.
- 4- Find the output equations.
- 5- Draw the state table and the state diagram.


Remember; Flip-flop characteristic equations:

$$SR \Rightarrow Q(t+1) = S+R'Q$$
 $JK \Rightarrow Q(t+1) = JQ'+K'Q$
 $T \Rightarrow Q(t+1) = TQ'+T'Q$
 $D \Rightarrow Q(t+1) = D$


Example: Derive the state table and draw the state diagram of the following sequential circuit.



Example: Derive the state table and draw the state diagram of the following sequential circuit.




Example: Derive the state table and draw the state diagram of the following sequential circuit.



Example: Derive the state table and state diagram of the sequential circuit which has

- one thip-thop, a
- Two inputs, x and y
- One output, 5



* Design of Clocked Sequential Circuits


Two important concepts for the design of sequential

- State reduction
- Flip-flop excitation tables

State Reduction:

State reduction means minimizing the cost of the final circuit by minimizing the number of states in a state table without changing external input output requirements.

Example: Reduce the number of states of the sequential circuit specified in the following state diagram.



- The state diagram of the sequential circuit has 7 states. So, the sequential circuit requires 3 flip-flops with other combinational logic for implementation.

- To reduce the number of states, the state table is needed:

Present State	Next State	Output
	x=0 x=1	x=0 x=1
a	a b	0 0
Ь	c d	0 0
C	a d	00
d	e f	0 1
е	a f	0 1
£	9 4	0 1
9	a f	0 1

- State Table -

2 Algorithms 1. Using Table
2. Partitioning

Algorithm 1:


- Two states are said to be equivalent if, for each value of the input, they give exactly the same output and send the circuit either to the same state or to an equivalent state.
- when two states are equivalent, one of them can be removed.

The reduced state table will be as follows;


Present State	Next State	Output
	x=0 x=1	x=0 x=1
a	a b	0 0
Ь	c d	0 0
C	a d	0 0
d	e d	0 1
e	a d	0 1

- Reduced State Table -

Now, the state diagram for the reduced state table consists of only 5 states.



Example: Reduce the number of states of the sequential circuit specified in the following state diagram.



Algorithm 2: Partitioning Algorithm

Consider the state table of the 1st Example on page 20:

Present State	Next State	Dutput
	X=0 X=1	X=0 X=1
a	a b	0 0
Ь	c d	0 0
C	a d	0 0
d	e f	0 1
e	a f	0 (
£	9 4	0 1
9	a f	0 1

- State Table -

1- Partition the set of all states into subsets, such that all members of a set have identical rows in the state table. Under each state, record the number of set of which the next state is a member.

Note; According to the given state table, there are two kind of outputs: (0,0) and (0,1)

$$S_1$$
 (output (0,0)) S_2 (output (0,1))
 $P_1 = \{a, b, c\}$ $\{d, e, f, g\}$
 $\{a, e, f, g\}$

2- Divide existing states so that all members of a new state set posses the same subscript.

$$P_{2} = \begin{cases} 51 & 52 & 53 \\ 0.5 & \{b, c\} \\ 1.2 & \{23, 1.3\} \end{cases} \begin{cases} 54 & 54 \\ 1.3 & 1.3 \end{cases} \begin{cases} 6, 0.3 \\ 1.3 & 1.3 \end{cases}$$

$$P_{3} = \begin{cases} 51 & 52 \\ 0.3 & \{b\} \\ 1.2 & \{b\} \end{cases} \begin{cases} 53 & 54 \\ 1.4 & \{b, 4\} \\ 5.4 & 5.4 \end{cases} \begin{cases} 6, 0.3 \\ 1.4 & 1.4 \end{cases}$$

3- When no states can be formed, the algorithm terminates.

Present State	Next state	Output
-	X=0 X=1	X=0 X=1
a	a b	0 0
b	c d	0 0
C	a d	0 0
d	e d	0 1
e	ad	0 1

- Reduced State Table -

State Assignment:

State assignment procedures one concerned with methods for assigning binary values to states.

Rules for state assignment:

1-(a) Check for rows of the state table which have identical next state entires in every column. Assign adjacent codes to such rows.

Example:	P5	1 12	S	Outp	tu	
		X=0	1=X	C=X	X=1	
	A	D	F	1	0	-> Assign
	B	D	F	0	1	adjacent codes to A and B -

(b) Check for rows of the state table which have the same next state entries but in different column order. Assign adjacent codes to such rows if the next state entries can be assigned adjacent codes.

Example:

PS	NS x=0 X=1	Output x=0 x=1	
A	D F	0 0	=> If 0, F can
B	FD	0 0	be assigned
			adjacent code
			adjacent cod
			to A.B.

(c) Rows with identical next state entires, but not in all columns, should be given adjacent cades. Rows having more identical columns should be given priority.

Example:

PS		N	S	
	xy=00	xy=01	x4=11	xy=10
A	A	B	C	E
B	A	D	C	E
\subset	A	F	B	B

=> A and B have much more common rext State entries. Assign adjacent codes to A and B.

- 2- Next state entries of a given row should be given adjacent codes.
 - 3- Assignments should be made such that the output function is simplified,

Example:

PS_	NS X=1	Output X=0 X=1	
a	ЬС	0 0	-Rule 1.(a):
b	de	0 0	f, g are adjacent.
C	e d	00	100
d	f 9	0 0	-Rule 1.(b):
e	9 6	0 0	d, e are adjacent
¢	aa	10	adjacent.
9	aa	0 1	-Rule 1.(6):

	00	01	11	10
0	a	Ь	d	f
1		C	e	9

- KW	ue	1.0	6).		
6,	C	re	ad	20c	ent
51	70	- d	10	ore	
cid	301	cen	F.		

PS	NS	Output
	X=0 X=(X=0 X=1
000	001 101	0 0
001	111 110	0 0
101	111 011	0 0
011	010 110	0 0
111	110 010	0 0
010	000 000	1 0
110	000 000	0 1

Design of Clocked Sequential Citalits (Continued)

Flip-Flop Excitation Tables:

During the design process, we usually know the transition from present state to next state and wish to find the flip-flop input conditions that will couse the required transition. For this reason, we need the excitation table.

			12
100	EF.	Q(++1)=	S+R'Q
140	11.	C.C.	-,

5	R	alth,		Q(f)	Q(t+1)	SR
0	0	0(4)	No Charge	0	0	OX
0	1	0	Reset	0	1	10
ì	0	1 1	Set	1	0	01
	,	5	Underwed	1	١	XO

- Characteristic Table - Froit to Table

JKF	F:] Q(++1)= JQ'+	k'Q	
JK	(Q(t)	Q(+) Q(tu)	JK
000	Q(t) No Change O Reset 1 Set	0 0	0 X
1 1	Q'(t) Toggle	()	× 1 × o

- Characteristic Table - Excitation Table -

D	10(++1)	O(+) O(++1) 1	0
0		0 0	8
1		0 1	1
1	1	1 0	0
		1 1	1


Characteristic Table - Excitation Table -

Design Procedure:

The design of a sequential circuit starts from a set of specifications and culminates in a logic diagram or a list of Boolean functions from which the logic diagram con be obtained.

- 1- The word description of the circuit behaviour is stated. This may be accompanied by a state diagram or a timing diagram.
- 2- Obtain the state table from the given information.
- 3 Reduce the number of states (if possible).
- 4- Determine the number of thip-flops needed and assign binary values to each state.
- 5- Choose the type of flip-flop to be used.
- 6- From the state table, derive the excitation table which contains the flip-flop inputs and combinational circuit outputs.
- 7- Using the map or any other simplification method, derive the circuit output functions and the flip-flop input functions.
 - 8- Draw the logic diagram.

Example: Design a clocked sequential circuit whose state diagram is given below using JK flip flops.



	Next State		
Present State	X=0	X=1	
AB	AB	AB	
00	00	01	
0 1	10	01	
10	10	11	
1 1	1 1	00	

- State Table -(already minimized)

* the state diagram consists of four states with binary values already assigned.


* Directed lines are marked with a single binary digit without a stash => - one input variable - no output variables

* 4 states
$$\Rightarrow$$
 2 FFs
of states = 2 # of FFs (flip-flops)
4 = 2 \Rightarrow # of FFs

*-2 FFs are designated as A and B.
-Input variable is designated as X.

- the excitation table of the circuit can be derived from the state table and JK excitation table.

Resent State	Input	Next State	Flip-Flo	p Inputs
A B	×	AB		28 KB
0 0	0	00	o X	OX
0 0	١	0 1	o x	1 X
0 1	0	1 0	\ X	× \
0 1	1	0 1	O X	X O
10	0	10	X O	OX
10	1	1 1	X 0	1 X
1 1	0	1 1	X O	X O
\ \	1	00	X I	× \
1 X X X X	JA=1	3x' 0 X X	1	KA=BX
P I I	28=	X CXX	1 10	$CB = AX + AX$ $= (A \oplus X)^{\bullet}$
	- w	aps —		$= A \odot X$
	D——	K O	A	





-31-

Example (Design with Unused States): A sequential circuit has three thip-flops, A, B, C; one in put, X; and one output, y. The state diagram is shown below. Design the circuit: a) using D flip-flops a) Q010

Q010

Dolo B) using JX flip-flops






Y=A'X

-32-

DC= AX+ CX+ A'BX



* Checking the design with unused states:

- when power is first turned on in a digital system, we don't know in which state the flip-flop will settle what happens if the circuit stort with an unused state or during proper operation, because of some noise, the circuit may go into one of its unused states.

- To ensure that a return to normal operation is possible without resetting the entire system, the next-state behaviour for the unused states may be specified. The next state of the unused states should be selected such that one of the valid states is reached within a few clock cycles, regardless of input values.

