
* Registers, Counters, and the Memory Unit

- A register is a group of this-flops. Since each this-flop is capable of storing one bit, an n-bit register has a group of n flip-flops and can store n bits of binary information. In general, a register consists of a group of flip-flops and gates that affect their state transition.

- A counter is a register that goes through a predatermined sequence of states upon the application of clack pulses.
- A memory unit is a collection of storage cells together with associated circuits needed to trensfer information in and out of storage. A Random Access Memory (RAM) differs from a Read-Only Memory (ROM) in that a RAM can transfer the stored information out (read) and is also capable of receiving new information in for storage (write). However, ROM can only provide read operation

Registers:

The simplest register is a register that consists of only flip-flops without any external gates. A 4-bit register with DFFs is shown below:




The binary douba available at the four inputs are transferred in parallel into the 4-bit register when CP goes from 0 to 1 (-F, on the rising edge). This

data is retained at the output until the rext rising edge of the clock.

Register with Parallel Load:


- The transfer of new information into a register is referred to as loading the register.
- A 4-bit register with a load control input using RS FFs is shown below:



- The clear input is an active-low input and used for clearing the register to all \$is prior to its clocked operation. Thus, the clear input must be maintained at I during normal clocked operations:
- the <u>load</u> input controls the operation of the register. When load is I, the data on the four inputs is transferred into the register with the next clock pulse.

when load is 0, both R and 5 are 0, and no change of state occurs with the rext clock pulse.


- A register with parallel load can be constructed with D FFs as shown below:



When load is 1, the data on the four mputs is transferred with the rest clock pulse. When load is 0, the data mputs are blocked and the D flip-flops are reloaded with their present values, leaving the outputs unchanged. The feedback connection from output to mput in each flip-flop is recessary because the D flip-flop does not have a "no change" input condition.

Sequential-Logic Implementation:

It is possible to employ registers instead of FFs in the design of sequential circuits.




- Block diagram of a sequential circuit -

Example: Design the sequential circuit whose state table is given below:


Pro	esent ate	Inp	ut Next	autput
A	A2	X	Ay A2	9
0	0	0	00	0
0	0	1	0 1	0
0	1	0	0 1	0
0	1	1	00	1
1	0	0	10	0
1	0	1	0 1	0
1	1	0	1 1	0
ţ	1	١	00	1


From the table we obtain: A, (++1) = 3 (4,6) Az (++1)= 2 (1,2,5,6) y (A, Ae, X) = 2 (3,7)


Simplifying these by map we obtain:



4= A2X








Logic Diagram


Shift Registers

Transmitting all bits at once using a separate when is called parallel transfer.

Transmitting all bits using a single wite, by performing the transfer one bit at a time in a consecutive clock cycles, is called serial transfer.


To do a serial transfer, a shift register is required. A shift register is a register capable of shifting its binary information either to the right or to the left.





Serial Transfer:

The serial transfer of information from register A to register B is done with shift registers as shown below:




Timing Rulse	Shift Register	Shift Register
Initial Value	The state of the s	0010
After 1	1101	1001
After 2	1110	1100
After 3	0111	0110
After 4	1011	1011

- The shift-control in put determines when and how many times the registers are shifted.

Bidirectional Shift Register with Porallel Load:

Some shift registers provide the recessary input and output terminals for parallel transfer. They may also have both shift-left capabilities. A 4-bit bidirectional shift register with parallel Load is shown below:



- 4-bit Bidirectional Shift Register with Parallel Load-

It has following properties:

+ A clear control to clear the register to \$.

2- A CP mont to synchronize all operations.

3- A shift-right control associated with social input loutput lines.

4- A shift-left control

5- A parallettoad control to enable a parallel transfer and the a most lines associated with the parallel transfer.


6- n-perallel output lines

7- A hold state control.

Mode Control		Control	Value of the same	
CLR S	1	So	Register Operation	
1 1	0	0	No change	
1 (9	1	Shift Right	
1	1	0	Shift Left.	
1	1	1	0 11 1-1	


41


Serial Addition:





- The two numbers are stored in two shift registers.
- Bits are added one pair at a time through a Full Adder.
- The two shift registers are shifted to the right for one word-time.
- Register A holds the sm.

_ A	В	X 9 2	SC
0101	OIIO	100	61
1010	0011	010	10
1101	1000	110	01
0110	0000	001	10
1011	0000	100	10










when uplacion control is 0 => Up counter

- Note that the FFs toggete when the clock inputs go from 1 to 0, I (i.e. regartive-edge triggered).



Ay A3 A2 A1 000010101010101010 01234500011101010 *Counts from 0 to 9 and returns to 0 after 9.

- . At is complemented on the regartive edge of every clock pulse.
- Az is complemented if Ay=0 and A, goes from 1 to 0, IL, and Azischoned if Ay=1 and At goes from 1 to 0.
- · A3 is complemented when Azgos from 1 to0.
- · Ay is complemented when A3A2=1 and A1 goes from 1 to 0. Ay is cleared it either A3 or A2 is 0 and A1 goes from 1 to 0.

A1 0110110110110 A2 0011100110000 A3 00001110000 A4 0000001110

- Timing Diagram -

Synchronous Counters

- the design procedure for any type of synchronous sequential circuits.
- In a synchronous counter, the common pulse triggers all the flip-flops simultaneously.

Binary Counter:


- The flip-flop in the Lowest-order position is complemented with every clock pulse (J=K=1).
- A flip-flop in any other position is complemented with a clock pulse provided that all the lower order bits are


equal to 1. ALPYAZA: 0000 0100 If count =0 =) all JK inputs 0011 one 8000 > No Charge 0100 0101 If comy = T => 1'=K'= T 0110 J2=K2= A1 0111 1000 J3= K3= A, A2 1001 1010 Ju=Ku=A,A2A3 1011 1100 1101

Courting Sequerce:

1110

-A count-down bridgy counter can be constructed by taking the inputs to the AND gates from the complement outputs Q' (not from the normal outputs Q) of the previous flip-flops






at any given time.

Binary Counter with Parallel Load:

A counter may require a parallel-load capability for transfering on mittal binary number prior to the count operation. The logic diagram of a 4-bit binary synchronous counter with parallel load is given below:



Function table


Clear	CP	Load	Count	Friction
0	X	×	X	Clear to 0
1	×	0	0	No change
1	F	1	X	load inputs
1	王	0	+	Count next brany state

The Carry out (CO) can be used to expand the counter to more than four bits.


- -A counter with parallel load can be used to generate any desired number of count sequences. A wallo-N (mod-N) counter is a counter that goes through a repeated sequence of N counter. Eg. a BCD counter is a mod-10 counter.
- A counter with parallel load can be used to construct any mod_N counter.

Example: Construct a mod-6 counter that counts 0, 1, 2, 3, 4, 5. Use a counter with parallel load.


AND AND AND 4-bit




Binary sequence: 0,1,2,3,4,5,0,1,2-



Brony sequence: 0,1,2,3,4,5,0,1,--



Binary sequence: 10,11,12,13,14,15,10,11,-



Binary sequence: 3,4,5,6,7,8,3,4,-