EE116C/CS151B Homework 8

Problem 1

In this exercise, we will look at the different ways capacity affects overall performance. In general, cache access time is proportional to capacity. Assume that main memory accesses take 70 ns and that memory accesses are 36% of all instructions. The following table shows data for L1 caches attached to each of two processors, P1 and P2.

	L1 size	L1 miss rate	L1 hit time
P1	2KB	8.0%	0.66 ns
P2	4KB	6.0%	0.90 ns

What is the Average Memory Access Time for P1 and P2?

P1:

AMAT = 0.66 + (0.08*70) = 6.26 ns

P2:

AMAT = 0.90 + (0.06*70) = 5.12 ns

What is the AMAT for P1 with the addition of an L2 cache? Is the AMAT better or worse with the L2 cache? For L2 information: size = 1MB, miss rate = 95%, hit time = 5.62ns.

For P1 without L2: AMAT = 0.66+70*0.08 = 6.26 ns For P1 with L2 cache: AMAT = 0.66+0.08*(5.62+0.95*70) = 6.43 ns As the AMAT with L2 is greater than without it, it is worse with L2 cache.

Problem 2 (a former final problem)

5. Why, oh why, must we do TCPI? (40 points): We are going to assess branch and cache performance on the pipelined datapath from class – we have full data forwarding. Our peak CPI is 1.0. Assume that 30% of instructions are branches, and that we have a single cycle branch hazard on this processor. Our branch predictor always guesses not taken. 50% of branches are not taken. Our processor has an instruction cache and data cache – both take a single cycle to access. The instruction cache miss rate is 10% and the data cache miss rate is 30%. The next level of the memory hierarchy is an L2 cache with a miss rate of 20% and an access time of 10 cycles, this is in addition to the L1 cache latency. Main memory has an access time of 80 cycles, this is in addition to the latency of the L1 and L2 caches. 20% of instructions are loads, and stores do not stall the processor on a cache miss. 3/5ths of loads have dependent instructions following them. Our target application executes 1,000,000 instructions. The processor clock runs at 2 GHz.

a. Calculate the average memory access time (AMAT) of the processor: AMAT: _____ 4.467____ cycles. Data access: 1 + 30% * (10 + 20% * 80) = 8.8 Instruction access: 1 + 10% * (10 + 20% * 80) = 3.6(8.8 * 20% + 3.6 * 100%) / (1 + 20%) = 4.467b. Calculate TCPI for our target application on our processor. TCPI: ______5.43_____ cycles. BCPI = 1(PCPI) + 0.3 * 0.5 (branch) + 0.6 * 0.2 * 1 (lw hazard) = 1.27 MCPI = 1 * 0.1 * (10 + 0.2 * 80) + 1 * 0.2 * 0.3 * (10 + 0.2 * 80) = 4.16 TCPI = 1.27 + 4.16 = 5.43c. Suppose 1/6th of all branches are procedure calls. Each procedure call (i.e. a jal instruction) in our application also has a return (i.e. a jr instruction). These will all be mispredicted because we always guess not taken. One approach to reducing branch hazards in such a case is to in-line the procedure call. The compiler basically takes the instructions in the body of the procedure call and replaces all calls to that procedure with these instructions. This means that instead of the code: add \$s0, \$s0, \$t1 jal Target add \$s0, \$s0, \$t2 jal Target Target: lw \$t3, 0 (\$s0) addi \$t3, \$t3, 200 sw \$t3, 0 (\$s0) jr \$ra We would have the code: add \$s0, \$s0, \$t1 lw \$t3, 0 (\$s0) addi \$t3, \$t3, 200 sw \$t3, 0 (\$s0) add \$s0, \$s0, \$t2 lw \$t3, 0 (\$s0) addi \$t3, \$t3, 200 sw \$t3, 0 (\$s0)

The benefit in this simple example is that we avoid four branches (two jal's and two jr's), but the size of the instruction text segment in memory (i.e. the size of the actual program we are running) has increased. Now, instead of the lw, addi, and sw being in one place in the text segment, they are in two places. This can increase the miss rate of the instruction cache.

Suppose that we try in-lining on our processor. In order for performance to improve, the cost of increasing the instruction cache miss rate must not exceed the benefit of reducing branch hazards. Using TCPI as the CPI in the equation for Execution Time, provide a upper bound on the miss rate of the instruction cache to improve performance when using in-lining. Assume that the L2 cache's miss rate does not change.

c. The instruction cache miss rate must be <= ____0.1197_____

instruction miss rate < 0.1197