# EE116C/CS151B Fall 2017

Instructor: Professor Lei He

TA: Yuan Liang

## Contact Information

- Yuan Liang
- · liangyuandg@g.ucla.edu
  - Subject starting with [EE116C] or [CS151B]
- · Discussion Session:
  - Thursday 12pm-1:50pm
  - Friday 2pm-3:50pm
- · Office Hour:
  - TA does not have office hour for this course
- · Email Response:
  - Whenever have time
  - Tuesday 1pm-2pm
  - Friday 1pm-2pm

## Discussion Format

- 1. Quick review of subjects covered by professor during the week;
- 2. Solution and discussion for last week's homework;
- 3. Sample questions and discussion;

# Course Syllabus

- 1. ISA and arithmetic: ~3 weeks
  - What is inside a processor; (hardware)
  - What are the most basic arithmetics make a processor; (software on processor)
  - How to convert a **simple** high-level programming code line into instructions on processor; (compile)
- 2. Data Path and Control Design: ~2 weeks
  - How to carry more complex operation (more high-level programming codes) on processor.
- 3. Data Pipeline: ~1 week
  - How it works since 1960s.
  - Hazard/branch/other situations.
- 4. Memory (cache) and I/O: ~2 weeks
  - How they work.
- 5. Fast networks and multiprocessors: ~1 week
  - GPU and advanced topics by professor

## Why this course

How programs are translated into the machine language.

What determines program performance (trade-offs).

How to improve performance.

### **Eight Great Ideas**

- Design for *Moore's Law*
- Use *abstraction* to simplify design
- Make the common case fast
- Performance via parallelism
- Performance via pipelining
- Performance *via prediction*
- *Hierarchy* of memories
- **Dependability** via redundancy





















### **Definition of performance:**

```
Response time
```


Relative performance = 1 / execution time

Elapsed time = total time = Toutput - Tinput

CPU time = processing time only

= CPU clock cycles \* clock cycle time

= CPU clock cycle / clock rate (frequency)



### Throughput

tasks/transactions/... per hour

#### Power

#### Definition of Instruction set architecture (ISA) from Wiki:

An instruction set architecture (ISA) is a group of commands for a CPU in machine language.

It is an abstract model of a computer. A realization of an ISA is called an implementation.

An ISA permits multiple implementations that may vary in performance, physical size, and monetary cost;

The ISA serves as the interface between software and hardware.

```
# of clock cycles = Instruction Count * Cycles per Instruction (CPI)

CPU time = Instruction count * CPI * Clock Cycle Time

= Instruction Count * CPI / Clock Rate
```

#### Instruction Count for a program determined by :

program ISA compiler

#### Average cycles per instruction determined by:

**CPU** 

Definition of MIPS: Million of instructions per second.

Doesn't account for:

Differences in ISAs between computers
One computer with two ISA can have different MIPS.

Differences in complexity between instructions

One computer executes two sets of instructions have different MIPS.

Difference in compilers More instructions, less time for each instruction, MIPS can be the same.

### **Power:**

Power = Capacitive load \* Voltage^2 \* Frequency

Frequency and Capacitive load increase.

- 1. Power increase;
- 2. Voltage decrease -> electricity leakage

Limit to the performance: the power wall.

For one specific program.

Computer A: 2GHz clock, 10s CPU time

Designing Computer B

Aim for 6s CPU time

Can do faster clock, but causes 1.2 × clock cycles

Clock Rate<sub>B</sub> = 
$$\frac{\text{Clock Cycles}_{\text{B}}}{\text{CPU Time}_{\text{B}}} = \frac{1.2 \times \text{Clock Cycles}_{\text{A}}}{6\text{s}}$$

Clock Cycles<sub>A</sub> = CPU Time<sub>A</sub> × Clock Rate<sub>A</sub>

$$= 10\text{s} \times 2\text{GHz} = 20 \times 10^{9}$$

Clock Rate<sub>B</sub> =  $\frac{1.2 \times 20 \times 10^{9}}{6\text{s}} = \frac{24 \times 10^{9}}{6\text{s}} = 4\text{GHz}$ 

Computer A: Cycle Time = 250ps, CPI =2.0

Computer B: Cycle Time = 500ps, CPI = 1.2

With the same ISA

Which computer faster for this program, and by how

much?

Alternative compiled code sequences using instructions in classes A, B, C

(one program is compiled to run based on two sets of ISA, each ISA has three **TYPE** of instructions)

Class	Α	В	С
CPI for class	1	2	3
IC in sequence 1	2	1	2
IC in sequence 2	4	1	1

What is instruction count (IC), # of clock cycles (CC), cycle per instruction (CPI)?

### Sequence 1: IC = 5

- Clock Cycles  $= 2 \times 1 + 1 \times 2 + 2 \times 3$ = 10
- Avg. CPI = 10/5 = 2.0
  Avg. CPI = 9/6 = 1.5

- Sequence 2: IC = 6
  - Clock Cycles  $= 4 \times 1 + 1 \times 2 + 1 \times 3$ = 9