P8xC591

Mode 0 is the Shift Register mode and SM2 is ignored.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. All of the slaves may be contacted by using the Broadcast address. Two Special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the SADDR are to be used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "Given" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others. The following examples will help to show the versatility of this scheme:

Slave 0 SADDR = 1100 0000 SADEN = 1111 1101 Given = 1100 00X0 Slave 1 SADDR = 1100 0000 SADEN = 1111 1110 Given = 1100 000X

In the above example SADDR is the same and the SADEN data is used to differentiate between the two salves. Slave 0 requires as 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be $1100\ 0010\ \text{since}$ slave 1 requires a 0 in bit 1. A unique address for Slave 1 would be $1100\ 0001\ \text{since}$ a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0=0 (for Slave 0) and bit 1=0 (for Slave 1). Thus, both could be addressed with $1100\ 0000$.

In a more complex system the following could be used to select Slaves 1 and 2 while excluding Slave 0:

Slave 0 SADDR = 1100 0000 SADEN = 1111 1001 Given 1100 0XX0 Slave 1 SADDR = 1110 0000 SADEN = 1111 1010 Given 1110 0X0X SADDR = 1110 0000 Slave 2 SADEN = <u>1111 1100</u> Given 1110 00XX In the above example the differentiation among the 3 Slaves is in the lower 3 address bits. Slave 0 requires that bit 0=0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1=0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2=0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2 use address 1110 0100, since it is necessary to make bit 2=1 to exclude Slave 2.

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are trended as don't cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.

Upon reset SADDR (SFR address 0A9H) and SADEN (SFR address 0B9H) are leaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". This effectively disables the Automatic Addressing mode and allows the microcontroller to use standard 80C51 type UART drivers which do not make use of this feature.

15 SIO1, I²C SERIAL IO

The I²C bus uses two wires (SDA and SCL) to transfer information between devices connected to the bus. The main features of the bus are:

- Bidirectional data transfer between masters and slaves
- Multimaster bus (no central master)
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer
- The I²C bus may be used for test and diagnostic purposes

The I/O pins P1.6 and P1.7 must be set to Open Drain (SCL and SDA).

The 8xC591 on-chip I²C logic provides a serial interface that meets the I²C bus specification. The SIO1 logic handles bytes transfer autonomously. It also keeps track of serial transfers, and a status register (S1STA) reflects the status of SIO1 and the I²C bus.

Philips Semiconductors Preliminary Specification

Single-chip 8-bit microcontroller with CAN controller

P8xC591

The CPU interfaces to the I²C logic via the following four special function registers: S1CON (SIO1 control register), S1STA (SIO1 status register), S1DAT (SIO1 data register), and S1ADR (SIO1 slave address register). The SIO1 logic interfaces to the external I²C bus via two port 1 pins: P1.6/SCL (serial clock line) and P1.7/SDA (serial data line).

A typical I²C bus configuration is shown in Figure 30, and Figure 31 shows how a data transfer is accomplished on the bus. Depending on the state of the direction bit (R/W), two types of data transfers are possible on the I²C bus:

- Data transfer from a master transmitter to a slave receiver. The first byte transmitted by the master is the slave address. Next follows a number of data bytes. The slave returns an acknowledge bit after each received byte.
- 2. Data transfer from a slave transmitter to a master receiver. The first byte (the slave address) is transmitted by the master. The slave then returns an acknowledge bit. Next follows the data bytes transmitted by the slave to the master. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a not acknowledge is returned.

The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the I²C bus will not be released.

15.1 Modes of Operation

The on-chip SIO1 logic may operate in the following four modes:

1. Master Transmitter Mode:

Serial data output through P1.7/SDA while P1.6/SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the data direction bit. In this case the data direction bit (R/W) will be logic 0, and we say that a "W" is transmitted. Thus the first byte transmitted is SLA+W. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an acknowledge bit is received. START and STOP conditions are output to indicate the beginning and the end of a serial transfer.

2. Master Receiver Mode:

The first byte transmitted contains the slave address of the transmitting device (7 bits) and the data direction bit. In this case the data direction bit (R/W) will be logic 1, and we say that an "R" is transmitted. Thus the first byte transmitted is SLA+R. Serial data is received via P1.7/SDA while P1.6/SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are output to indicate the beginning and end of a serial transfer.

3. Slave Receiver Mode:


Serial data and the serial clock are received through P1.7/SDA and P1.6/SCL. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit.


4. Slave Transmitter Mode:

The first byte is received and handled as in the slave receiver mode. However, in this mode, the direction bit will indicate that the transfer direction is reversed. Serial data is transmitted via P1.7/SDA while the serial clock is input through P1.6/SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer.

In a given application, SIO1 may operate as a master and as a slave. In the slave mode, the SIO1 hardware looks for its own slave address and the general call address. If one of these addresses is detected, an interrupt is requested. When the microcontroller wishes to become the bus master, the hardware waits until the bus is free before the master mode is entered so that a possible slave action is not interrupted. If bus arbitration is lost in the master mode, SIO1 switches to the slave mode immediately and can detect its own slave address in the same serial transfer.

P8xC591





P8xC591

15.2 SIO1 Implementation and Operation

Figure 32 shows how the on-chip I²C bus interface is implemented, and the following text describes the individual blocks.

15.2.1 INPUT FILTERS AND OUTPUT STAGES

The input filters have I^2C compatible input levels. If the input voltage is less than 1.5 V, the input logic level is interpreted as 0; if the input voltage is greater than 3.0 V, the input logic level is interpreted as 1. Input signals are synchronized with the internal clock ($f_{CLK}/4$), and spikes shorter than three oscillator periods are filtered out.

The output stages consist of open drain transistors that can sink 3 mA at V_{OUT} < 0.4 V. These open drain outputs do have clamping diodes to V_{DD} . Thus, precautions have to be considered, if a powered-down 8xC591 on one board clamps the I^2C bus externally.

15.2.2 ADDRESS REGISTER, S1ADR

This 8-bit special function register may be loaded with the 7-bit slave address (7 most significant bits) to which SIO1 will respond when programmed as a slave transmitter or receiver. The LSB (GC) is used to enable general call address (00H) recognition.


15.2.3 COMPARATOR

The comparator compares the received 7-bit slave address with its own slave address (7 most significant bits in S1ADR). It also compares the first received 8-bit byte with the general call address (00H). If an equality is found, the appropriate status bits are set and an interrupt is requested.

15.2.4 SHIFT REGISTER, S1DAT

This 8-bit special function register contains a byte of serial data to be transmitted or a byte which has just been received. Data in S1DAT is always shifted from right to left; the first bit to be transmitted is the MSB (bit 7) and, after a byte has been received, the first bit of received data is located at the MSB of S1DAT. While data is being shifted out, data on the bus is simultaneously being shifted in; S1DAT always contains the last byte present on the bus. Thus, in the event of lost arbitration, the transition from master transmitter to slave receiver is made with the correct data in S1DAT.

P8xC591



P8xC591


15.2.5 ARBITRATION AND SYNCHRONIZATION LOGIC

In the master transmitter mode, the arbitration logic checks that every transmitted logic 1 actually appears as a logic 1 on the I²C bus. If another device on the bus overrules a logic 1 and pulls the SDA line low, arbitration is lost, and SIO1 immediately changes from master transmitter to slave receiver. SIO1 will continue to output clock pulses (on SCL) until transmission of the current serial byte is complete.


Arbitration may also be lost in the master receiver mode. Loss of arbitration in this mode can only occur while SIO1 is returning a not acknowledge: (logic 1) to the bus. Arbitration is lost when another device on the bus pulls this signal LOW. Since this can occur only at the end of a serial byte, SIO1 generates no further clock pulses. Figure 33 shows the arbitration procedure.

The synchronization logic will synchronize the serial clock generator with the clock pulses on the SCL line from another device. If two or more master devices generate clock pulses, the mark duration is determined by the device that generates the shortest marks, and the space duration is determined by the device that generates the longest spaces. Figure 34 shows the synchronization procedure.

A slave may stretch the space duration to slow down the bus master. The space duration may also be stretched for handshaking purposes. This can be done after each bit or after a complete byte transfer. SIO1 will stretch the SCL space duration after a byte has been transmitted or received and the acknowledge bit has been transferred. The serial interrupt flag (SI) is set, and the stretching continues until the serial interrupt flag is cleared.



P8xC591



15.2.6 SERIAL CLOCK GENERATOR

This programmable clock pulse generator provides the SCL clock pulses when SIO1 is in the master transmitter or master receiver mode. It is switched off when SIO1 is in a slave mode. The programmable output clock frequencies are: $f_{\text{CLK}}/120,\,f_{\text{CLK}}/9600,\,$ and the Timer 1 overflow rate divided by eight. The output clock pulses have a 50% duty cycle unless the clock generator is synchronized with other SCL clock sources as described above.

15.2.7 TIMING AND CONTROL

The timing and control logic generates the timing and control signals for serial byte handling. This logic block provides the shift pulses for S1DAT, enables the comparator, generates and detects start and stop conditions, receives and transmits acknowledge bits, controls the master and slave modes, contains interrupt request logic, and monitors the I²C bus status.

15.2.8 CONTROL REGISTER, S1CON

This 7-bit special function register is used by the microcontroller to control the following SIO1 functions: start and restart of a serial transfer, termination of a serial transfer, bit rate, address recognition, and acknowledgment.

15.2.9 STATUS DECODER AND STATUS REGISTER

The status decoder takes all of the internal status bits and compresses them into a 5-bit code. This code is unique for each I2C bus status. The 5-bit code may be used to generate vector addresses for fast processing of the various service routines. Each service routine processes a particular bus status. There are 26 possible bus states if all four modes of SIO1 are used. The 5-bit status code is latched into the five most significant bits of the status register when the serial interrupt flag is set (by hardware) and remains stable until the interrupt flag is cleared by software. The three least significant bits of the status register are always zero. If the status code is used as a vector to service routines, then the routines are displaced by eight address locations. Eight bytes of code is sufficient for most of the service routines (see the software example in this section).

15.2.10 THE FOUR SIO1 SPECIAL FUNCTION REGISTERS

The microcontroller interfaces to SIO1 via four special function registers. These four SFRs (S1ADR, S1DAT, S1CON, and S1STA) are described individually in the following sections.

P8xC591

15.2.10.1 The Address Register, S1ADR

The CPU can read from and write to this 8-bit, directly addressable SFR. S1ADR is not affected by the SIO1 hardware. The contents of this register are irrelevant when SIO1 is in a master mode. In the slave modes, the seven most significant bits must be loaded with the microcontrollers own slave address, and, if the least

significant bit is set, the general call address (00H) is recognized; otherwise it is ignored.

The most significant bit corresponds to the first bit received from the I²C bus after a start condition. A logic 1 in S1ADR corresponds to a high level on the I²C bus, and a logic 0 corresponds to a low level on the bus.

Table 51 Address Register S1ADR (address DBH)

7	6	5	4	3	2	1	0
Х	Х	X	Х	X	Х	X	GC

Table 52 Description of S1ADR (DBH) bits

BIT	SYMBOL	DESCRIPTION			
7 to 1	X	Own slave address.			
0	GC	0 = general call address is not recognized.			
		1 = general call address is recognized.			

15.2.11 THE DATA REGISTER, S1DAT

S1DAT contains a byte of serial data to be transmitted or a byte which has just been received. The CPU can read from and write to this 8-bit, directly addressable SFR while it is not in the process of shifting a byte. This occurs when SIO1 is in a defined state and the serial interrupt flag is set. Data in S1DAT remains stable as long as SI is set. Data in S1DAT is always shifted from right to left: the first bit to be transmitted is the MSB (bit 7), and, after a byte has been received, the first bit of received data is located at the MSB of S1DAT. While data is being shifted out, data on the bus is simultaneously being shifted in; S1DAT always contains the last data byte present on the bus. Thus, in the event of lost arbitration, the transition from master transmitter to slave receiver is made with the correct data in S1DAT.

S1DAT and the ACK flag form a 9-bit shift register which shifts in or shifts out an 8-bit byte, followed by an

acknowledge bit. The ACK flag is controlled by the SIO1 hardware and cannot be accessed by the CPU. Serial data is shifted through the ACK flag into S1DAT on the rising edges of serial clock pulses on the SCL line. When a byte has been shifted into S1DAT, the serial data is available in S1DAT, and the acknowledge bit is returned by the control logic during the ninth clock pulse. Serial data is shifted out from S1DAT via a buffer (BSD7) on the falling edges of clock pulses on the SCL line.

When the CPU writes to S1DAT, BSD7 is loaded with the content of S1DAT.7, which is the first bit to be transmitted to the SDA line (see Figure 36). After nine serial clock pulses, the eight bits in S1DAT will have been transmitted to the SDA line, and the acknowledge bit will be present in ACK. Note that the eight transmitted bits are shifted back into S1DAT.

Table 53 Address Register S1DAT (address DAH)

7	6	5	4	3	2	1	0
SD7	SD6	SD5	SD4	SD3	SD2	SD1	SD0

Table 54 Description of S1DAT (DAH) bits

BIT	SYMBOL	DESCRIPTION
7 to 0	SD7 to SD0	Eight bits to be transmitted or just received. A logic 1 in S1DAT corresponds to a high level on the I ² C bus, and a logic 0 corresponds to a low level on the bus. Serial data shifts through S1DAT from right to left. Figure 35 shows how data in S1DAT is serially transferred to and from the SDA line.

P8xC591

15.2.12 THE CONTROL REGISTER, S1CON

The CPU can read from and write to this 8-bit, directly addressable SFR. Two bits are affected by the SIO1 hardware: the SI bit is set when a serial interrupt is requested, and the STO bit is cleared when a STOP condition is present on the I^2C bus. The STO bit is also cleared when ENS1 = 0.

Table 55 Address Register S1CON (address D8H)

7	6	5	4	3	2	1	0
CR2	ENS1	STA	STO	SI	AA	CR1	CR0

Table 56 Description of S1CON (D8H) bits

BIT	SYMBOL	DESCRIPTION
7	CR2	Clock rate bit 2, see Table 57.
6	ENS1	Enable serial I/O. ENS1 = 0: I ² C I/O disabled and reset. ENS1 = 1: serial I/O enabled.
5	STA	START flag. When this bit is set in slave mode, the hardware checks the I ² C-bus and generates a START condition if the bus is free or after the bus becomes free. If the device operates in master mode it will generate a repeated START condition.
4	STO	STOP flag . If this bit is set in a master mode a STOP condition is generated. A STOP condition detected on the I ² C-bus clears this bit. This bit may also be set in slave mode in order to recover from an error condition. In this case no STOP condition is generated to the I ² C-bus, but the hardware releases the SDA and SCL lines and switches to the not selected receiver mode. The STOP flag is cleared by the hardware.
3	SI	Serial Interrupt flag. This flag is set and an interrupt request is generated, after any of the following events occur:
		A START condition is generated in master mode.
		The own slave address has been received during AA = 1.
		The general call address has been received while S1ADR.0 and AA = 1.
		A data byte has been received or transmitted in master mode (even if arbitration is lost).
		A data byte has been received or transmitted as selected slave.
		A STOP or START condition is received as selected slave receiver or transmitter.
		While the SI flag is set, SCL remains LOW and the serial transfer is suspended. SI must be reset by software.
2	AA	Assert Acknowledge flag. When this bit is set, an acknowledge is returned after any one of the following conditions:
		Own slave address is received.
		General call address is received (S1ADR.0 = 1).
		A data byte is received, while the device is programmed to be a master receiver.
		A data byte is received. while the device is a selected slave receiver.
		When the bit is reset, no acknowledge is returned. Consequently, no interrupt is requested when the own address or general call address is received.
1	CR1	Clock rate bits 1 and 0; see Table 57.
0	CR0	

P8xC591

15.2.12.1 ENS1, the SIO1 enable bit

ENS1 = "0": When ENS1 is "0", the SDA and SCL input signals are ignored, SIO1 is in the not addressed slave state, and the STO bit in S1CON is forced to 0. No other bits are affected.

ENS1 = "1": When ENS1 is 1, I²C is enabled. Note, that P1.6 and P1.7 have to set to Open Drain by writing the Port mode registers P1M1.x and P1M2.x bits 6 and 7 with a 1 (see Section 6.2 "Pin description").

ENS1 should not be used to temporarily release SIO1 from the I²C bus since, when ENS1 is reset, the I²C bus status is lost. The AA flag should be used instead (see description of the AA flag in the following text).

In the following text, it is assumed that ENS1 = 1.

15.2.12.2 STA, the START flag

STA = "1": When the STA bit is set to enter a master mode, the SIO1 hardware checks the status of the I^2C bus and generates a START condition if the bus is free. If the bus is not free, then SIO1 waits for a STOP condition (which will free the bus) and generates a START condition after a delay of a half clock period of the internal serial clock generator.

If STA is set while SIO1 is already in a master mode and one or more bytes are transmitted or received, SIO1 transmits a repeated START condition. STA may be set at any time. STA may also be set when SIO1 is an addressed slave.

STA = "0": When the STA bit is reset, no START condition or repeated START condition will be generated.


15.2.12.3 STO, the STOP Flag


STO = "1": When the STO bit is set while SIO1 is in a master mode, a STOP condition is transmitted to the I^2C bus. When the STOP condition is detected on the bus, the SIO1 hardware clears the STO flag. In a slave mode, the STO flag may be set to recover from an error condition. In this case, no STOP condition is transmitted to the I^2C bus. However, the SIO1 hardware behaves as if a STOP condition has been received and switches to the defined not addressed slave receiver mode. The STO flag is automatically cleared by hardware.

If the STA and STO bits are both set, the a STOP condition is transmitted to the I²C bus if SIO1 is in a master mode (in a slave mode, SIO1 generates an internal STOP condition which is not transmitted). SIO1 then transmits a START condition

STO = "0": When the STO bit is reset, no STOP condition will be generated.

P8xC591





Philips Semiconductors Preliminary Specification

Single-chip 8-bit microcontroller with CAN controller

P8xC591

15.2.12.4 SI, the Serial Interrupt Flag

SI = "1": When the SI flag is set, then, if the EA and ES1 (interrupt enable register) bits are also set, a serial interrupt is requested. SI is set by hardware when one of 25 of the 26 possible SIO1 states is entered. The only state that does not cause SI to be set is state F8H, which indicates that no relevant state information is available.

While SI is set, the low period of the serial clock on the SCL line is stretched, and the serial transfer is suspended. A high level on the SCL line is unaffected by the serial interrupt flag. SI must be reset by software.

SI = 0: When the SI flag is reset, no serial interrupt is requested, and there is no stretching of the serial clock on the SCL line.

15.2.12.5 AA, the Assert Acknowledge flag

AA = "1": If the AA flag is set, an acknowledge (low level to SDA) will be returned during the acknowledge clock pulse on the SCL line when:

- The "own slave address" has been received
- The general call address has been received while the general call bit (GC) in S1ADR is set
- A data byte has been received while SIO1 is in the master receiver mode
- A data byte has been received while SIO1 is in the addressed slave receiver mode

AA = "0": if the AA flag is reset, a not acknowledge (high level to SDA) will be returned during the acknowledge clock pulse on SCL when:

- A data has been received while SIO1 is in the master receiver mode
- A data byte has been received while SIO1 is in the addressed slave receiver mode

When SIO1 is in the addressed slave transmitter mode, state C8H will be entered after the last serial is transmitted (see Figure 40). When SI is cleared, SIO1 leaves state C8H, enters the not addressed slave receiver mode, and the SDA line remains at a high level. In state C8H, the AA flag can be set again for future address recognition.

When SIO1 is in the not addressed slave mode, its own slave address and the general call address are ignored. Consequently, no acknowledge is returned, and a serial interrupt is not requested. Thus, SIO1 can be temporarily released from the I²C bus while the bus status is monitored. While SIO1 is released from the bus, START and STOP conditions are detected, and serial data is shifted in. Address recognition can be resumed at any time by setting the AA flag. If the AA flag is set when the parts own slave address or the general call address has been partly received, the address will be recognized at the end of the byte transmission.

15.2.12.6 CR0, CR1, and CR2, the Clock Rate Bits

These three bits determine the serial clock frequency when SIO1 is in a master mode. The various serial rates are shown in Table 57.

A 12.5 kHz bit rate may be used by devices that interface to the I²C bus via standard I/O port lines which are software driven and slow. 100kHz is usually the maximum bit rate and can be derived from a 16 MHz, 12 MHz, or a 6 MHz oscillator. A variable bit rate (0.5 kHz to 62.5 kHz) may also be used if Timer 1 is not required for any other purpose while SIO1 is in a master mode.

The frequencies shown in Table 57 are unimportant when SIO1 is in a slave mode. In the slave modes, SIO1 will automatically synchronize with any clock frequency up to 100 kHz.

P8xC591

15.2.13 THE STATUS REGISTER, S1STA

S1STA is an 8-bit read-only special function register. The three least significant bits are always zero. The five most significant bits contain the status code. There are 26 possible status codes. When S1STA contains F8H, no relevant state information is available and no serial

interrupt is requested. All other S1STA values correspond to defined SIO1 states. When each of these states is entered, a serial interrupt is requested (SI = "1"). A valid status code is present in S1STA one machine cycle after SI is set by hardware and is still present one machine cycle after SI has been reset by software.

Table 57 Serial clock rate

000	CB2 CB4 CB0		BIT FR	EQUENCY (kHz)	at f _{CLK}	f DIVIDED DV
CR2	CR1	CR0	6 MHz	8 MHz	12 MHz	f _{CLK} DIVIDED BY
0	0	0	47	62.5	94	128
0	0	1	54	71	107 ⁽¹⁾	112
0	1	0	63	83.3	125 ⁽¹⁾	96
0	1	1	75	100	150 ⁽¹⁾	80
1	0	0	12.5	17	25	480
1	0	1	100	133 ⁽¹⁾	200 ⁽¹⁾	60
1	1	0	200	267 ⁽¹⁾	400 ⁽¹⁾	30
1	1	1	0.49 > 62.5 0 < 254	0.65 < 55.6 0 < 253	0.98 < 50.0 0 < 251	48 x (256 (reload value Timer 1)) Reload value Timer 1 in Mode 2.

Note

15.2.14 More Information on SIO1 Operating Modes

The four operating modes are:

- · Master Transmitter
- Master Receiver
- Slave Receiver
- Slave Transmitter

Data transfers in each mode of operation are shown in Figures 37 to 40. These figures contain the following abbreviations:

Abbreviation Explanation

S	Start condition
SLA	7-bit slave address
R	Read bit (high level at SDA)
W	Write bit (low level at SDA)
Α	Acknowledge bit (low level at SDA)
\overline{A}	Not acknowledge bit (high level at SDA)
Data	8-bit data byte
Р	Stop condition

In Figures 37 to 40, circles are used to indicate when the serial interrupt flag is set. The numbers in the circles show the status code held in the S1STA register. At these points, a service routine must be executed to continue or complete the serial transfer. These service routines are not critical since the serial transfer is suspended until the serial interrupt flag is cleared by software.

When a serial interrupt routine is entered, the status code in S1STA is used to branch to the appropriate service routine. For each status code, the required software action and details of the following serial transfer are given in Tables 61 to 65.

15.2.14.1 Master Transmitter Mode:

In the master transmitter mode, a number of data bytes are transmitted to a slave receiver (see Figure 37). Before the master transmitter mode can be entered, S1CON must be initialized as in Table 58.

CR0, CR1, and CR2 define the serial bit rate. ENS1 must be set to logic 1 to enable SIO1. If the AA bit is reset, SIO1 will not acknowledge its own slave address or the general call address in the event of another device becoming

^{1.} These frequencies exceed the upper limit of 100 kHz of the standard I²C-bus specification.

P8xC591

master of the bus. In other words, if AA is reset, SIO0 cannot enter a slave mode. STA, STO, and SI must be reset.

The master transmitter mode may now be entered by setting the STA bit using the SETB instruction. The SIO1 logic will now test the I²C bus and generate a start condition as soon as the bus becomes free. When a START condition is transmitted, the serial interrupt flag (SI) is set, and the status code in the status register (S1STA) will be 08H. This status code must be used to vector to an interrupt service routine that loads S1DAT with the slave address and the data direction bit (SLA+W). The

SI bit in S1CON must then be reset before the serial transfer can continue.

When the slave address and the direction bit have been transmitted and an acknowledgment bit has been received, the serial interrupt flag (SI) is set again, and a number of status codes in S1STA are possible. There are 18H, 20H, or 38H for the master mode and also 68H, 78H, or B0H if the slave mode was enabled (AA = logic 1). The appropriate action to be taken for each of these status codes is detailed in Table 61. After a repeated start condition (state 10H). SIO1 may switch to the master receiver mode by loading S1DAT with SLA+R).

Table 58 Address Register S1CON (address D8H)

7	6	5	4	3	2	1	0
CR2	ENS1	STA	STO	SI	AA	CR1	CR0
bit rate	1	0	0	0	X	bit	rate

15.2.14.2 Master Receiver Mode

In the master receiver mode, a number of data bytes are received from a slave transmitter (see Figure 38). The transfer is initialized as in the master transmitter mode. When the start condition has been transmitted, the interrupt service routine must load S1DAT with the 7-bit slave address and the data direction bit (SLA+R). The SI bit in S1CON must then be cleared before the serial transfer can continue.

When the slave address and the data direction bit have been transmitted and an acknowledgment bit has been received, the serial interrupt flag (SI) is set again, and a number of status codes in S1STA are possible. These are 40H, 48H, or 38H for the master mode and also 68H, 78H, or B0H if the slave mode was enabled (AA = logic 1). The appropriate action to be taken for each of these status codes is detailed in Table 62. ENS1, CR1, and CR0 are not affected by the serial transfer and are not referred to in Table 62. After a repeated start condition (state 10H), SIO1 may switch to the master transmitter mode by loading S1DAT with SLA+W.

15.2.14.3 Slave Receiver Mode:

In the slave receiver mode, a number of data bytes are received from a master transmitter (see Figure 39). To initiate the slave receiver mode, S1ADR and S1CON must be loaded as in Table 59.

The upper 7 bits are the address to which SIO1 will respond when addressed by a master. If the LSB (GC) is set, SIO1 will respond to the general call address (00H); otherwise it ignores the general call address.

CR0, CR1, and CR2 do not affect SIO1 in the slave mode. ENS1 must be set to logic 1 to enable SIO1. The AA bit must be set to enable SIO1 to acknowledge its own slave address or the general call address. STA, STO, and SI must be reset.

When S1ADR and S1CON have been initialized, SIO1 waits until it is addressed by its own slave address followed by the data direction bit which must be "0" (W) for SIO1 to operate in the slave receiver mode. After its own slave address and the W bit have been received, the serial interrupt flag (I) is set and a valid status code can be read from S1STA. This status code is used to vector to an interrupt service routine, and the appropriate action to be taken for each of these status codes is detailed in Table 63. The slave receiver mode may also be entered if arbitration is lost while SIO1 is in the master mode (see status 68H and 78H).

If the AA bit is reset during a transfer, SIO1 will return a not acknowledge (logic 1) to SDA after the next received data byte. While AA is reset, SIO1 does not respond to its own slave address or a general call address. However, the I²C bus is still monitored and address recognition may be resumed at any time by setting AA. This means that the AA bit may be used to temporarily isolate SIO1 from the I²C bus.


P8xC591

Table 59 Address Register S1ADR (DBH) (address 00H)


7	6	5	4	3	2	1	0
Х	X	Х	X	X	X	X	GC
		0/	wn slave addre	SS			

Table 60 Address Register S1CON (D8H) (address 00H)


7	6	5	4	3	2	1	0
CR2	ENS1	STA	STO	SI	AA	CR1	CR0
X	1	0	0	0	1	Х	Х




P8xC591



P8xC591



P8xC591



P8xC591

Table 61 Master Transmitter Mode

CTATUC	CTATUS OF THE	APPLICATION SO	FTWAR	E RESI	PONSE	•	
CODE	STATUS OF THE I ² C BUS AND	TO/EDOM CADAT		TO S1	CON		NEXT ACTION TAKEN BY SIO1 HARDWARE
(S1STA)	SIO1 HARDWARE	TO/FROM S1DAT	STA	sто	SI	AA	
08H	A START condition has been transmitted	Load SLA+W	Х	0	0	Х	SLA+W will be transmitted; ACK bit will received
10H	A repeated START	Load SLA+W or	Х	0	0	Х	As above
	condition has been transmitted	Load SLA+R	Х	0	0	Х	SLA+W will be transmitted; SIO1 will be switched to MST/REC mode
18H	SLA+W has been transmitted; ACK has	Load data byte or	0	0	0	X	Data byte will be transmitted; ACK bit will be received been received
	been received	no S1DAT action or	1	0	0	Х	Repeated START will be transmitted;
		no S1DAT action or	0	1	0	X	STOP condition will be transmitted; STO flag will be reset
		no S1DAT action	1	1	0	X	STOP condition followed by a START condition will be transmitted; STO flag will be reset
20H	SLA+W has been transmitted; NOT ACK	Load data byte or	0	0	0	Х	Data byte will be transmitted; ACK will be received
	has been received	no S1DAT action or	1	0	0	Х	Repeated START will be transmitted;
		no S1DAT action or	0	1	0	X	STOP condition will be transmitted; STO flag will be reset
		no S1DAT action	1	1	0	X	STOP condition followed by a START condition will be transmitted; STO flag will be reset
28H	Data byte in S1DAT has been transmitted; ACK	Load data byte or	0	0	0	Х	Data byte will be transmitted; ACK bit will be received
	has been received	no S1DAT action or	1	0	0	X	Repeated START will be transmitted;
		no S1DAT action or	0	1	0	Х	STOP condition will be transmitted; STO flag will be reset
		no S1DAT action	1	1	0	X	STOP condition followed by a START condition will be transmitted; STO flag will be reset
30H	Data byte in S1DAT has been transmitted; NOT	Load data byte or	0	0	0	Х	Data byte will be transmitted; ACK bit will be received
	ACK has been received	no S1DAT action or	1	0	0	Х	Repeated START will be transmitted;
		no S1DAT action or	0	1	0	X	STOP condition will be transmitted; STO flag will be reset
		no S1DAT action	1	1	0	X	STOP condition followed by a START condition will be transmitted; STO flag will be reset
38H	Arbitration lost in SLA+R/W or Data bytes	No S1DAT action or	0	0	0	Х	I ² C bus will be released; not addressed slave will be entered
		No S1DAT action	1	0	0	Х	A START condition will be transmitted when the bus becomes free

P8xC591

Table 62 Master Receiver Mode

STATUS	STATUS OF THE	APPLICATION SO	FTWAF	RE RES			
CODE	I ² C BUS AND	TO/FDOM CADAT		TO S1	CON		NEXT ACTION TAKEN BY SIO1 HARDWARE
(S1STA)	SIO1 HARDWARE	TO/FROM S1DAT	STA	sто	SI	AA	
08H	A START condition has been transmitted	Load SLA+WR	Х	0	0	Х	SLA+R will be transmitted; ACK bit will be received
10H	A repeated START	Load SLA+R or	Х	0	0	Х	As above
	condition has been transmitted	Load SLA+W	Х	0	0	Х	SLA+W will be transmitted; SIO1 will be switched to MST/TRX mode
38H	Arbitration lost in NOT ACK bit	no S1DAT action or	0	0	0	Х	I ² C bus will be released; SIO1 will enter a slave mode
		no S1DAT action	1	0	0	Х	A START condition will be transmitted when the bus becomes free
40H	SLA+R has been transmitted; ACK has	no S1DAT action or	0	0	0	0	Data byte will be received; NOT ACK bit will be returned
	been received	no S1DAT action	0	0	0	1	Data byte will be received; ACK bit will be returned
48H	SLA+R has been transmitted; NOT ACK	no S1DAT action or	1	0	0	Х	Repeated START condition will be transmitted
	has been received	no S1DAT action or	0	1	0	Х	STOP condition will be transmitted; STO flag will be reset
		no S1DAT action	1	1	0	Х	STOP condition followed by a START condition will be transmitted; STO flag will be reset
50H	Data byte has been received; NOT ACK has	Read data byte or	0	0	0	0	Data byte will be received; NOT ACK bit will be returned
	been returned	read data byte	0	0	0	1	Data byte will be received; ACK bit will be returned
58H	Data byte has been received; ACK has been	Read data byte or	1	0	0	Х	Repeated START condition will be transmitted
	returned	read data byte or	0	1	0	х	STOP condition will be transmitted; STO flag will be reset
		read data byte	1	1	0	Х	STOP condition followed by a START condition will be transmitted; STO flag will be reset

P8xC591

Table 63 Slave Receiver Mode

CTATUS CTATUS OF THE		APPLICATION SO	OFTWAI				
STATUS CODE	STATUS OF THE I ² C BUS AND			TO S	ICON		NEXT ACTION TAKEN BY SIO1 HARDWARE
(S1STA)	SIO1 HARDWARE	TO/FROM S1DAT	STA	STO	SI	AA	
60H	Own SLA+W has been received; ACK has been	No S1DAT action or	Х	0	0	0	Data byte will be received and NOT ACK will be returned
	returned	no S1DAT action	X	0	0	1	Data byte will be received and ACK will be returned
68H	Arbitration lost in SLA+R/W as master;	No S1DAT action or	Х	0	0	0	Data byte will be received and NOT ACK will be returned
	Own SLA+W has been received, ACK returned	no S1DAT action	Х	0	0	1	Data byte will be received and ACK will be returned
70H	General call address (00H) has been	No S1DAT action or	Х	0	0	0	Data byte will be received and NOT ACK will be returned
	received; ACK has been returned	no S1DAT action	Х	0	0	1	Data byte will be received and ACK will be returned
78H	Arbitration lost in SLA+R/W as master;	No S1DAT action or	Х	0	0	0	Data byte will be received and NOT ACK will be returned
	General call address has been received, ACK has been returned	no S1DAT action	X	0	0	1	Data byte will be received and ACK will be returned
80H Previously addressed with own SLV address;		Read data byte or	Х	0	0	0	Data byte will be received and NOT ACK will be returned
	DATA has been received; ACK has been returned	read data byte	X	0	0	1	Data byte will be received and ACK will be returned
88H	Previously addressed with own SLA; DATA byte has been received;	Read data byte or	0	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or General call address
	NOT ACK has been returned	read data byte or	0	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General ca address will be recognized if S1ADR.0 = logic 1
		read data byte or	1	0	0	0	Switched to not addressed SLV mode; not recognition of own SLA or General call address. A START condition will be transmitted when the bus becomes free
		read data byte	1	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General ca address will be recognized if S1ADR.0 = logic 1. A START condition will be transmitted when the bus becomes free.
90H	Previously addressed with General Call; DATA	Read data byte or	Х	0	0	0	Data byte will be received and NOT ACK will be returned
	byte has been received; ACK has been returned	read data byte	Х	0	0	1	Data byte will be received and ACK will b returned

P8xC591

CTATUO	STATUS OF THE	APPLICATION SO	FTWAF	RE RES			
STATUS	STATUS OF THE I ² C BUS AND	TO/FDOM O4DAT		TO S1	CON		NEXT ACTION TAKEN BY SIO1 HARDWARE
(S1STA)	SIO1 HARDWARE	TO/FROM S1DAT	STA	sто	SI	AA	
98H	Previously addressed with General Call; DATA byte has been received;	Read data byte or	0	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or General call address
	NOT ACK has been returned	read data byte or	0	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General call address will be recognized if S1ADR.0 = logic 1
		read data byte or	1	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or General call address. A START condition will be transmitted when the bus becomes free
		read data byte	1	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General call address will be recognized if S1ADR.0 = logic 1. A START condition will be transmitted when the bus becomes free.
A0H	A STOP condition or repeated START condition has been	No STDAT action or	0	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or General call address
	received while still addressed as SLV/REC or SLV/TRX	No STDAT action or	0	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General call address will be recognized if S1ADR.0 = logic 1
		No STDAT action or	1	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or General call address. A START condition will be transmitted when the bus becomes free
		No STDAT action	1	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General call address will be recognized if S1ADR.0 = logic 1. A START condition will be transmitted when the bus becomes free.

P8xC591

Table 64 Slave Transmitter Mode

STATUS	STATUS OF THE	APPLICATION SC	FTWAF	RE RES			
CODE	I ² C BUS AND	TO/FROM S1DAT		TO S1	CON		NEXT ACTION TAKEN BY SIO1 HARDWARE
(S1STA)	SIO1 HARDWARE	TO/FROM STDAT	STA	sто	SI	AA	
A8H	Own SLA+R has been received; ACK has been	Load data byte or	Х	0	0	0	Last data byte will be transmitted and ACK bit will be received
	returned	load data byte	Х	0	0	1	Data byte will be transmitted; ACK will be received
ВОН	Arbitration lost in SLA+R/W as master;	Load data byte or	Х	0	0	0	Last data byte will be transmitted and ACK bit will be received
	Own SLA+R has been received, ACK has been returned	load data byte	X	0	0	1	Data byte will be transmitted; ACK bit will be received
B8H	Data byte in S1DAT has been transmitted; ACK	Load data byte or	Х	0	0	0	Last data byte will be transmitted and ACK bit will be received
	has been received	load data byte	Х	0	0	1	Data byte will be transmitted; ACK bit will be received
C0H	Data byte in S1DAT has been transmitted; NOT ACK has been received	No S1DAT action or	0	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or General call address
		no S1DAT action or	0	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General call address will be recognized if S1ADR.0 = logic 1
		no S1DAT action or	1	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or General call address. A START condition will be transmitted when the bus becomes free
		no S1DAT action	1	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General call address will be recognized if S1ADR.0 = logic 1. A START condition will be transmitted when the bus becomes free.
C8H	Last data byte in S1DAT has been transmitted (AA = 0); ACK has been	No S1DAT action or	0	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or General call address
	received	no S1DAT action or	0	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General call address will be recognized if S1ADR.0 = logic 1
		no S1DAT action or	1	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or General call address. A START condition will be transmitted when the bus becomes free
		no S1DAT action	1	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General call address will be recognized if S1ADR.0 = logic 1. A START condition will be transmitted when the bus becomes free.

P8xC591

Table 65 Miscellaneous States

STATUS	STATUS OF THE	APPLICATION SO	FTWAF	RE RES	E		
CODE		TO/FROM S1DAT		TO S1	ICON		NEXT ACTION TAKEN BY SIO1 HARDWARE
(S1STA)	SIO1 HARDWARE	TO/FROM STDAT	STA	sто	SI	AA	
F8H	No relevant state information available; SI = 0	No S1DAT action	No S1CON action				Wait or proceed current transfer
00Н	Bus error during MST or selected slave modes, due to an illegal START or STOP condition. State 00H can also occur when interference causes SIO1 to enter an undefined state.	No S1DAT action	0	0 1		Х	Only the internal hardware is affected in the MST or addressed SLV modes. In all cases, the bus is released and SIO1 is switched to the not addressed SLV mode. STO is reset.

P8xC591

15.2.14.4 Slave Transmitter Mode

In the slave transmitter mode, a number of data bytes are transmitted to a master receiver (see Figure 40). Data transfer is initialized as in the slave receiver mode. When S1ADR and S1CON have been initialized, SIO1 waits until it is addressed by its own slave address followed by the data direction bit which must be "1" (R) for SIO1 to operate in the slave transmitter mode. After its own slave address and the R bit have been received, the serial interrupt flag (SI) is set and a valid status code can be read from S1STA. This status code is used to vector to an interrupt service routine, and the appropriate action to be taken for each of these status codes is detailed in Table 64. The slave transmitter mode may also be entered if arbitration is lost while SIO1 is in the master mode (see state B0H).

If the AA bit is reset during a transfer, SIO1 will transmit the last byte of the transfer and enter state C0H or C8H. SIO1 is switched to the not addressed slave mode and will ignore the master receiver if it continues the transfer. Thus the master receiver receives all 1s as serial data. While AA is reset, SIO1 does not respond to its own slave address or a general call address. However, the I²C bus is still monitored, and address recognition may be resumed at any time by setting AA. This means that the AA bit may be used to temporarily isolate SIO1 from the I²C bus.

15.2.14.5 Miscellaneous States

There are two S1STA codes that do not correspond to a defined SIO1 hardware state (see Table 65). These are discussed below.

S1STA = F8H:

This status code indicates that no relevant information is available because the serial interrupt flag, SI, is not yet set. This occurs between other states and when SIO1 is not involved in a serial transfer.

S1STA = 00H:

This status code indicates that a bus error has occurred during an SIO1 serial transfer. A bus error is caused when a START or STOP condition occurs at an illegal position in the format frame. Examples of such illegal positions are during the serial transfer of an address byte, a data byte, or an acknowledge bit. A bus error may also be caused when external interference disturbs the internal SIO1 signals. When a bus error occurs, SI is set. To recover from a bus error, the STO flag must be set and SI must be cleared. This causes SIO1 to enter the not addressed slave mode (a defined state) and to clear the STO flag (no other bits in S1CON are affected). The SDA and SCL lines are released (a STOP condition is not transmitted).

15.2.15 SOME SPECIAL CASES

The SIO1 hardware has facilities to handle the following special cases that may occur during a serial transfer:

Simultaneous Repeated START Conditions from Two Masters.

A repeated START condition may be generated in the master transmitter or master receiver modes. A special case occurs if another master simultaneously generates a repeated START condition (see Figure 41). Until this occurs, arbitration is not lost by either master since they were both transmitting the same data. If the SIO1 hardware detects a repeated START condition on the I²C bus before generating a repeated START condition itself, it will release the bus, and no interrupt request is generated. If another master frees the bus by generating a STOP condition, SIO1 will transmit a normal START condition (state 08H), and a retry of the total serial data transfer can commence.

15.2.15.1 Data Transfer after loss of Arbitration

Arbitration may be lost in the master transmitter and master receiver modes (see Figure 33). Loss of arbitration is indicated by the following states in S1STA; 38H, 68H, 78H, and B0H (see Figures 37 and 38).


If the STA flag in S1CON is set by the routines which service these states, then, if the bus is free again, a START condition (state 08H) is transmitted without intervention by the CPU, and a retry of the total serial transfer can commence.


15.2.15.2 Forced Access to the I²C bus

In some applications, it may be possible for an uncontrolled source to cause a bus hang-up. In such situations, the problem may be caused by interference, temporary interruption of the bus or a temporary short-circuit between SDA and SCL.

If an uncontrolled source generates a superfluous START or masks a STOP condition, then the I²C bus stays busy indefinitely. If the STA flag is set and bus access is not obtained within a reasonable amount of time, then a forced access to the I²C bus is possible. This is achieved by setting the STO flag while the STA flag is still set. No STOP condition is transmitted. The SIO1 hardware behaves as if a STOP condition was received and is able to transmit a START condition. The STO flag is cleared by hardware (see Figure 42).

P8xC591





P8xC591

15.2.15.3 I²C bus obstructed by a low level on SCL and SDA

An I²C bus hang-up occurs if SDA or SCL is pulled LOW by an uncontrolled source. If the SCL line is obstructed (pulled LOW) by a device on the bus, no further serial transfer is possible, and the SIO1 hardware cannot resolve this type of problem. When this occurs, the problem must be resolved by the device that is pulling the SCL bus line LOW.

If the SDA line is obstructed by another device on the bus (e.g., a slave device out of bit synchronization), the problem can be solved by transmitting additional clock pulses on the SCL line (see Figure 43). The SIO1 hardware transmits additional clock pulses when the STA flag is set, but no START condition can be generated because the SDA line is pulled LOW while the I²C bus is considered free.


The SIO1 hardware attempts to generate a START condition after every two additional clock pulses on the SCL line. When the SDA line is eventually released, a normal START condition is transmitted, state 08H is entered, and the serial transfer continues.

If a forced bus access occurs or a repeated START condition is transmitted while SDA is obstructed (pulled LOW), the SIO1 hardware performs the same action as described above. In each case, state 08H is entered after a successful START condition is transmitted and normal serial transfer continues. Note that the CPU is not involved in solving these bus hang-up problems.

15.2.15.4 Bus error

A bus error occurs when a START or STOP condition is present at an illegal position in the format frame. Examples of illegal positions are during the serial transfer of an address byte, a data or an acknowledge bit.

The SIO1 hardware only reacts to a bus error when it is involved in a serial transfer either as a master or an addressed slave. When a bus error is detected, SIO1 immediately switches to the not addressed slave mode, releases the SDA and SCL lines, sets the interrupt flag, and loads the status register with 00H. This status code may be used to vector to a service routine which either attempts the aborted serial transfer again or simply recovers from the error condition as shown in Table 65.



P8xC591

15.3 Software Examples of SIO1 Service Routines

This section consists of a software example for:

- · Initialization of SIO1 after a RESET
- Entering the SIO1 interrupt routine
- . The 26 state service routines for the
 - Master transmitter mode
 - Master receiver mode
 - Slave receiver mode
 - Slave transmitter mode

15.3.1 INITIALIZATION

In the initialization routine, SIO1 is enabled for both master and slave modes. For each mode, a number of bytes of internal data RAM are allocated to the SIO to act as either a transmission or reception buffer. In this example, 8 bytes of internal data RAM are reserved for different purposes. The data memory map is shown in Figure 44. The initialization routine performs the following functions:

- S1ADR is loaded with the parts own slave address and the general call bit (GC)
- P1.6 and P1.7 bit latches are loaded with logic 1s
- RAM location HADD is loaded with the high-order address byte of the service routines
- The SIO1 interrupt enable and interrupt priority bits are set
- The slave mode is enabled by simultaneously setting the ENS1 and AA bits in S1CON and the serial clock frequency (for master modes) is defined by loading CR0 and CR1 in S1CON. The master routines must be started in the main program.

The SIO1 hardware now begins checking the I²C bus for its own slave address and general call. If the general call or the own slave address is detected, an interrupt is requested and S1STA is loaded with the appropriate state information. The following text describes a fast method of branching to the appropriate service routine.

15.3.2 SIO1 INTERRUPT ROUTINE

When the SIO1 interrupt is entered, the PSW is first pushed on the stack. Then S1STA and HADD (loaded with the high-order address byte of the 26 service routines by the initialization routine) are pushed on to the stack. S1STA contains a status code which is the lower byte of one of the 26 service routines. The next instruction is RET, which is the return from subroutine instruction. When this instruction is executed, the high and low order address bytes are popped from stack and loaded into the program counter.

The next instruction to be executed is the first instruction of the state service routine. Seven bytes of program code (which execute in eight machine cycles) are required to branch to one of the 26 state service routines.


SI	PUSH	PSW	Save PSW
	PUSH	S1STA	Push status code (low order address byte)
	PUSH	HADD	Push high order address byte
	RET		Jump to state service routine

The state service routines are located in a 256-byte page of program memory. The location of this page is defined in the initialization routine. The page can be located anywhere in program memory by loading data RAM register HADD with the page number. Page 01 is chosen in this example, and the service routines are located between addresses 0100H and 01FFH.

15.3.3 THE STATE SERVICE ROUTINE

The state service routines are located 8 bytes from each other. Eight bytes of code are sufficient for most of the service routines. A few of the routines require more than 8 bytes and have to jump to other locations to obtain more bytes of code. Each state routine is part of the SIO1 interrupt routine and handles one of the 26 states. It ends with a RETI instruction which causes a return to the main program.

P8xC591



P8xC591

15.3.4 MASTER TRANSMITTER AND MASTER RECEIVER MODES

The master mode is entered in the main program. To enter the master transmitter mode, the main program must first load the internal data RAM with the slave address, data bytes, and the number of data bytes to be transmitted. To enter the master receiver mode, the main program must first load the internal data RAM with the slave address and the number of data bytes to be received. The R/W bit determines whether SIO1 operates in the master transmitter or master receiver mode.

Master mode operation commences when the STA bit in S1CION is set by the SETB instruction and data transfer is controlled by the master state service routines in accordance with Table 61, Table 62, Figure 37 and Figure 38. In the example below, 4 bytes are transferred. There is no repeated START condition. In the event of lost arbitration, the transfer is restarted when the bus becomes free. If a bus error occurs, the I²C bus is released and SIO1 enters the not selected slave receiver mode. If a slave device returns a not acknowledge, a STOP condition is generated.

A repeated START condition can be included in the serial transfer if the STA flag is set instead of the STO flag in the state service routines vectored to by status codes 28H and 58H. Additional software must be written to determine which data is transferred after a repeated START condition.

15.3.5 SLAVE TRANSMITTER AND SLAVE RECEIVER MODES

After initialization, SIO1 continually tests the I²C bus and branches to one of the slave state service routines if it detects its own slave address or the general call address (see Table 63, Table 64, Figure 39, and Figure 40). If arbitration was lost while in the master mode, the master mode is restarted after the current transfer. If a bus error occurs, the I²C bus is released and SIO1 enters the not selected slave receiver mode.

In the slave receiver mode, a maximum of 8 received data bytes can be stored in the internal data RAM. A maximum of 8 bytes ensures that other RAM locations are not overwritten if a master sends more bytes. If more than 8 bytes are transmitted, a not acknowledge is returned, and SIO1 enters the not addressed slave receiver mode. A maximum of one received data byte can be stored in the internal data RAM after a general call address is detected. If more than one byte is transmitted, a not acknowledge is returned and SIO1 enters the not addressed slave receiver mode.

In the slave transmitter mode, data to be transmitted is obtained from the same locations in the internal data RAM that were previously loaded by the main program. After a not acknowledge has been returned by a master receiver device, SIO1 enters the not addressed slave mode.

15.3.6 ADAPTING THE SOFTWARE FOR DIFFERENT APPLICATIONS

The following software example shows the typical structure of the interrupt routine including the 26 state service routines and may be used as a base for user applications. If one or more of the four modes are not used, the associated state service routines may be removed but, care should be taken that a deleted routine can never be invoked.

This example does not include any time-out routines. In the slave modes, time-out routines are not very useful since, in these modes, SIO1 behaves essentially as a passive device. In the master modes, an internal timer may be used to cause a time-out if a serial transfer is not complete after a defined period of time. This time period is defined by the system connected to the I²C bus.

P8xC591

SI01 EQUATE LIST

LOC	OBJ	SOURCE									
		! LOCATIONS OF	*************************************								
00D8		S1CON	-0xd8								
00D9		S1STA	-0xd9								
00DA		S1DAT	-0xda								
00DB		S1ADR	-0xdb								
00A8		IEN0	-0xa8								
00B8		IP0	02b8								
		! BIT LOCATION	**************************************								
00DD		STA	-0xdd	! STA bit in	S1CON						
00BD		SI01HP	-0xbd	! IP0, SI01	Priority bit						
		! IMMEDIATE DA	TA TO WRITE INTO REGISTER S1CON								
00D5		ENS1_NOTSTA_	STO_NOTSI_AA_CR0	-0xd5	! Generates STOP						
					! (CR0 = 100kHz @ f _{OSC} = ! 6 MHz)						
00C5		ENS1_NOTSTA_I	NOTSTO_NOTSI_AA_CR0	-0xc5	! Releases BUS and ACK !						
00C1		ENS1_NOTSTA_I	NOTSTO_NOTSI_NOTAA_CR0	-0xc1	! Releases BUS and ! NOT ACK						
00E5		ENS1_STA_NOT	STO_NOTSI_AA_CR0	-0xe5	! Releases BUS and set ! STA						
		! GENERAL IMM	**************************************								
0031		OWNSLA	-0x31		+General Call						
0040		ENOIGA			vritten into S1ADR						
00A0		ENSI01	-0xa0	-	enable SIO1 interrupt						
0001		PAG1	-0x01		ritten into IEN0 G1 as HADD						
0001 00C0		SLAW	-0x01 -0xc0								
00C0 00C1		SLAW	-0xc0 -0xc1	! SLA+W to be transmitted							
				! SLA+R to be transmitted							
0018		SELRB3	-0x18	! Select Register Bank 3							

P8xC591

LOC	OBJ	SOURC	E			
		! LOCA	TIONS IN	DATA RAM		***************************************
0030		MTD		-0x30		! MST/TRX/DATA base address
0038		MRD		-0x38		! MST/REC/DATA base address
0040		SRD		-0x40		! SLV/REC/DATA base address
0048		STD		-0x48		! SLV/TRX/DATA base address
0053		BACKU	Р	-0x5	3	! Backup from NUMBYTMST
						! To restore NUMBYTMST in case
						! of an Arbitration Loss.
0052		NUMBY	TMST	-0x5	2	! Number of bytes to transmit
					_	! or receive as MST.
0051		SLA		-0x5	1	! Contains SLA+R/W to be
		· ·		- CAO		! transmitted.
0050		HADD		-0x5	0	! High Address byte for STATE 0f
				07.0		! till STATE 25.
		*****	*****	******	**********	************
		•		ROUTINE		
		! or a M	ASTER R	ECEIVE fund	tion. 4 bytes will be transmitte	
		•		******	**********	**********************
		.sect	strt			
	4400	.base	0x00			10000
0000	4100			ajmp	INIT	! RESET
		.sect	initial			
0000	750004	.base	0x200		04455 #014/1014	
0200	75DB31	INIT:		mov	S1ADR,#OWNSLA	! Load own SLA + enable
	D				D4(0)	! general call recognition
0203	D296			setb	P1(6)	! P1.6 High level.
0205	D297			setb	P1(7)	! P1.7 High level.
0207	755001			mov	HADD,#PAG1	
020A	43A8A0			orl	IEN0,#ENSI01	! Enable SI01 interrupt
020D	C2BD			clr	SI01HP	! SI01 interrupt low priority
020F	75D8C5			mov	S1CON, #ENS1_NOTSTA_N	NOTSTO_NOTSI_AA_CR0
						! Initialize SLV funct.
		! STAR	T MASTER	RTRANSMIT	FUNCTION	***************************************
0212	755204			mov	NUMBYTMST,#0x4	! Transmit 4 bytes.
0215	7551C0			mov	SLA,#SLAW	! SLA+W, Transmit funct.
0218	D2DD			setb	STA	! set STA in S1CON!
	-	!******	******			***************************************
		! STAR	T MASTER	R RECEIVE F	UNCTION	**************************************
021A	755204			mov	NUMBYTMST,#0x4	! Receive 4 bytes.
021D	7551C1			mov	SLA,#SLAR	! SLA+R, Receive funct.
0210	D2DD			setb	STA	! set STA in S1CON
00				0010	5 .	. 33. 3 3 13 314

P8xC591

LOC	OBJ	SOURCE			
		! SI01 INTERRU	PT ROUTINE		****************
		.sect intvec		*********	! SI01 interrupt vector
		.base 0x00			. Giot intorrapt vocion
		•	eturn address fo ction sets the Pr	or the RET instruction. rogram Counter to address HADD,	
002B	C0D0		push	psw	! save psw
002D	C0D9		push	S1STA	
002F	C050		push	HADD	
0031	22		ret		! JMP to address HADD,S1STA.
		!! ! STATE : 00, B ! ACTION : Enter	not addressed	SLV mode and release bus. STO r	eset.
		.sect st0			
		.base 0x100			
0100	75D8D5		mov	S1CON,#ENS1_NOTSTA_STO	_NOTSI_AA_CR0 ! clr SI ! set STO,AA
0103	D0D0		рор	psw	
0105	32		reti		
		! MASTER STAT !***********************************	TE SERVICE RO	outines ***********************************	***************************************

		! STATE : 08, A ! ACTION : SLA-	, START condition. -R/W are transm	on has been transmitted. hitted, ACK bit is received.!	
		.sect mts8			
		.base 0x108	3		
0108	8551DA		mov	S1DAT,SLA	! Load SLA+R/W
010B	75D8C5		mov	S1CON,#ENS1_NOTSTA_NOT	
010E	01A0		ajmp	INITBASE1	! clr Sl

P8xC591

LOC	OBJ	SOURCE			
		!			
		! ACTION : :		eated START condition has been tr nsmitted, ACK bit is received.!	ansmitted.
		•	nts10		
			x110		
0110	8551DA	.basc o	mov	S1DAT,SLA	! Load SLA+R/W
0113	75D8C5		mov	S1CON,#ENS1_NOTSTA_N	
0113	730003		mov	STOON,#ENST_NOTSTA_N	! clr SI
010E	01A0		ajmp	INITBASE1	
		.sect ib	pase1		
			xa0		
00A0	75D018	INITBASE1:		psw,#SELRB3	
00A3	7930	_	mov	r1,#MTD	
00A5	7838		mov	r0,#MRD	
00A7	855253		mov	BACKUP,NUMBYTMST	! Save initial value
00AA	D0D0		pop	psw	
00AC	32		reti	·	
		!! ! STATE : 1 ACTION : F	8, Previous state	was STATE 8 or STATE 10, SLA+V	V have been transmitted, ACK been received. !
		•			dc
			nts18		
0440	75040	.base 0	x118		
0118	75D018		mov	psw,#SELRB3	
011B	87DA		mov	S1DAT,@r1	
011D	01B5		ajmp	CON	
		! STATE : 2 ! ACTION : 1		peen transmitted, NOT ACK has be ondition.!	en received
		.sect m	nts20		
			0x120		
0120	75D8D5		mov	S1CON,#ENS1_NOTSTA_S	TO NOTSI AA CRO
3.20	. 02020			_	! set STO, clr SI
0123	D0D0		pop	psw	
0125	32		reti	1	
0.20	<u>-</u>		100		

P8xC591

STATE : 28, DATA of STDAT have been transmitted, ACK received. ACTION : If Transmitted DATA is last DATA then transmit a STOP condition, else transmit next DATA.	LOC	OBJ	SOURCE		
Sect mis28 Dase Ox128			! ACTION : If Tra	nsmitted DATA	A is last DATA then transmit a STOP condition, else transmit next DATA.
Dase			•		
O12B					
1	0128	D55285		djnz	NUMBYTMST,NOTLDAT1 ! JMP if NOT last DATA
O12E	012B	75D8D5		mov	S1CON,#ENS1_NOTSTA_STO_NOTSI_AA_CR0
Sect mts28sb .base 0x0b0 .base 0x0b0 .base 0x0b0 .base 0x0b0 .base 0x1b0 .base 0x1b0 .base 0x1b0 .base 0x1b0 .base 0x1ab .base 0x1					! clr SI, set AA
Dase	012E	01B9		ajmp	RETmt
NOTLDAT1: mov psw,#SELRB3			.sect mts28	Bsb	
ONE TORRIGHT TOR			.base 0x0b0)	
ONB			NOTLDAT1:	mov	
Cir SI, set AA					·
STATE : 38, Arbitration lost in SLA+W or DATA. ACTION : Bus is released, not addressed SLV mode is entered. A new START condition is transmitted when the IIC bus is free again.! SASS32	00B5	75D8C5	CON:	mov	
DODO	0000	00			· · · · · · · · · · · · · · · · · · ·
STATE 30, DATA of S1DAT have been transmitted, NOT ACK received. STATE 30, DATA of S1DAT have been transmitted, NOT ACK received. ACTION : Transmit a STOP condition. sect mts30			DET.		
STATE : 30, DATA of S1DAT have been transmitted, NOT ACK received. ACTION: Transmit a STOP condition.			RETITE:		psw
ACTION : Transmit a STOP condition. .sect	UUBB	32		reti	
.base 0x130 mov S1CON,#ENS1_NOTSTA_STO_NOTSI_AA_CR0 ! set STO, cir SI			! STATE : 30, D ! ACTION : Trans	ATA of S1DAT smit a STOP o	have been transmitted, NOT ACK received.
.base 0x130 mov S1CON,#ENS1_NOTSTA_STO_NOTSI_AA_CR0 ! set STO, cir SI			.sect mts30)	
set STO, clr SI			.base 0x130)	
STATE 38, Arbitration lost in SLA+W or DATA.	0130	75D8D5		mov	S1CON,#ENS1_NOTSTA_STO_NOTSI_AA_CR0
STATE 38, Arbitration lost in SLA+W or DATA. ACTION Bus is released, not addressed SLV mode is entered. A new START condition is transmitted when the IIC bus is free again.!					! set STO, clr SI
STATE : 38, Arbitration lost in SLA+W or DATA.	0133	D0D0		pop	psw
STATE : 38, Arbitration lost in SLA+W or DATA. ACTION : Bus is released, not addressed SLV mode is entered. A new START condition is transmitted when the IIC bus is free again.!	0135	32		reti!	
.base			! ACTION : Bus ! tran	rbitration lost is released, no smitted when	in SLA+W or DATA. ot addressed SLV mode is entered. A new START condition is the IIC bus is free again.!
0138			.sect mts38	3	
013B 855352 mov NUMBYTMST,BACKUP 013E 01B9 ajmp RETmt MASTER RECEIVER STATE SERVICE ROUTINES			.base 0x138		
013E 01B9 ajmp RETmt MASTER RECEIVER STATE SERVICE ROUTINES					
MASTER RECEIVER STATE SERVICE ROUTINES STATE 10, SLA+R have been transmitted, ACK received. ACTION: DATA will be received, ACK returned. Masser ox140 Masser o				_	
MASTER RECEIVER STATE SERVICE ROUTINES	013E	01B9			
! STATE : 40, Previous state was STATE 08 or STATE 10, SLA+R have been transmitted, ACK received. ! ACTION : DATA will be received, ACK returned.			! MASTER REC	EIVER STATE	E SERVICE ROUTINES
.sect mts40 .base 0x140 0140 75D8C5 mov S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0			! STATE : 40, P	revious state	was STATE 08 or STATE 10, SLA+R have been transmitted, ACK received. ved, ACK returned.
.base 0x140 0140 75D8C5 mov S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0 ! clr STA, STO, SI set AA 0143 D0D0 pop psw 32 reti			soot mts 40		
0140 75D8C5 mov S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0 ! clr STA, STO, SI set AA 0143 D0D0 pop psw 32 reti					
0143 D0D0 pop psw 32 reti	0140	75D8C5	.base 0x140		
32 reti	0143	D0D0		qoq	
					•
2000 Jul 26 107		-			
	2000 Ju	ul 26			107

P8xC591

STATE : 48, SLA+R have been transmitted, NOT ACK received. ACTION : STOP condition will be generated.	LOC	OBJ	SOURCE					
Dase			! STATE ! ACTION	: 48, SLA+I : STOP co	R have been andition will be	transmitted, NOT ACK received. e generated.		
State Stop State State Stop Stop								
STATE SO, DATA have been received, ACK returned. ACTION Read DATA of S1DAT. DATA will be received, if it is last DATA then NOT ACK will be returned. ACTION Read DATA of S1DAT. DATA will be received, if it is last DATA then NOT ACK will be returned. ACTION Read DATA of S1DAT. DATA will be received, if it is last DATA then NOT ACK will be returned. Read received DATA of S1DAT Read received DATA	0148	75D8D5	STOP:	1	mov	S1CON,#ENS1_NOTSTA_STO		
STATE	014B	D0D0		ı	рор	psw		
STATE : 50, DATA have been received, ACK returned. ACTION : Read DATA of S1DAT. DATA will be received, if it is last DATA then NOT ACK will be returned. else ACK will be returned. el	014D	32		İ	reti			
Dase Data			! STATE ! ACTION !	: 50, DATA : Read DA else ACI	TA of S1DAT. K will be retu	eceived, ACK returned. DATA will be received, if it is last rned.		
0150 75D018 mov psw,#SELRB3 0153 A6DA mov @r0,S1DAT ! Read received DATA 0155 01C0 ajmp REC1 .sect mrs50s .base 0xc0 00C0 D55205 REC1: djnz NUMBYTMST,NOTLDAT2 00C3 75D8C1 mov S1CON,#ENS1_NOTSTO_NOTSI_NOTSA_CR0 ! clr SI,AA ! clr SI,AA 00C6 8003 sjmp RETmr 00C8 75D8C5 NOTLDAT2: mov S1CON,#ENS1_NOTSTO_NOTSI_AA_CR0 ! clr SI, set AA ! clr SI, set AA 00CB 08 RETmr: inc r0 00CC DDD0 pop psw 00CE 32 reti ! ! STATE : 58, DATA have been received, NOT ACK returned. ! ACTION : Read DATA of MASTER STATE SERVICE ROUTINESS1DAT and generate a STOP condit .sect mrs58 .base 0x158			.sect	mrs50				
0153 A6DA mov @r0,S1DAT ! Read received DATA 0155 01C0 ajmp REC1 .sect mrs50s .base 0xc0 00C0 D55205 REC1: djnz NUMBYTMST,NOTLDAT2 00C3 75D8C1 mov S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_NOTAA_CRO ! clr SI,AA ! clr SI,AA 00C8 75D8C5 NOTLDAT2: mov S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CRO ! clr SI, set AA ! clr SI, set AA 00CB 08 RETmr: inc r0 00CC D0D0 pop psw 00CE 32 reti ! STATE: :58, DATA have been received, NOT ACK returned. ! ACTION: Read DATA of MASTER STATE SERVICE ROUTINESS1DAT and generate a STOP condit .sect mrs58 .base 0x158			.base					
0155						•	L Dood was invest DATA	
.sect mrs50s .base 0xc0 00C0 D55205 REC1: djnz NUMBYTMST,NOTLDAT2 00C3 75D8C1 mov S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_NOTAA_CR0						•	! Read received DATA	
Dase Oxc0	0155	0100	sect		ajirip	REGI		
00C3 75D8C1 mov S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_NOTAA_CR0 ! clr SI,AA ! clr SI,AA 00C6 8003 sjmp RETmr 00C8 75D8C5 NOTLDAT2: mov S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0 ! clr SI, set AA ! clr SI, set AA 00CB 08 RETmr: inc r0 00CC D0D0 pop psw 00CE 32 reti ! STATE : 58, DATA have been received, NOT ACK returned. ! ACTION : Read DATA of MASTER STATE SERVICE ROUTINESS1DAT and generate a STOP condit .sect mrs58 .base 0x158								
clr SI,AA	00C0	D55205	REC1:	(djnz	NUMBYTMST,NOTLDAT2		
00C6 8003 sjmp RETmr 00C8 75D8C5 NOTLDAT2: mov S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0 ! clr SI, set AA 00CB 08 RETmr: inc r0 00CC D0D0 pop psw 00CE 32 reti ! STATE : 58, DATA have been received, NOT ACK returned. ! ACTION : Read DATA of MASTER STATE SERVICE ROUTINESS1DAT and generate a STOP condit .sect mrs58 .base 0x158	00C3	75D8C1		1	mov	S1CON,#ENS1_NOTSTA_NO	TSTO_NOTSI_NOTAA_CR0	
00C8 75D8C5 NOTLDAT2: mov S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0 ! clr SI, set AA 00CB 08 RETmr: inc r0 00CC D0D0 pop psw 00CE 32 reti ! STATE : 58, DATA have been received, NOT ACK returned. ! ACTION: Read DATA of MASTER STATE SERVICE ROUTINESS1DAT and generate a STOP condit . sect mrs58 .base 0x158							! clr SI,AA	
! clr SI, set AA OOCB								
00CB 08 RETmr: inc r0 00CC D0D0 pop psw 00CE 32 reti !	00C8	75D8C5	NOTEDAT	2: 1	mov	S1CON,#ENS1_NOTSTA_NO		
00CC D0D0 pop psw 00CE 32 reti !	00CB	08	DETmr:	;	inc	rO.	! CIT SI, Set AA	
00CE 32 reti !			IXL IIIII.					
!						ром		
! ACTION : Read DATA of MASTER STATE SERVICE ROUTINESS1DAT and generate a STOP condit !			ļ					
.base 0x158			! ACTION : Read DATA of MASTER STATE SERVICE ROUTINESS1DAT and generate a STOP condition.					
.base 0x158			.sect	mrs58				
0158 75D018 mov psw,#SELRB3								
	0158	75D018		ı	mov	psw,#SELRB3		
015B A6DA mov @R0,S1DAT	015B	A6DA		1	mov	@R0,S1DAT		
015D 80E9 sjmp STOP	015D	80E9		;	sjmp	STOP		

P8xC591

		! SLAVE RECEIVER STATE SERVICE ROUTINES						
		! ACTIO	N : DATA v	will be recMA	ave been received, ACK returned. ASTER STATE SERVICE ROUTINESeived and ACK returned.			
		.sect	srs60					
		.base	0x160					
0160	75D8C5			mov	S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0 ! clr SI, set AA			
0163	75D018			mov	psw,#SELRB3			
0166	01D0			ajmp	INITSRD			
5100	0100	.sect	insrd	ајттр	WITOKO			
		.base	0xd0					
		.base	UXUU					
00D0	7840	INITSRI	٦.	mov	r0,#SRD			
00D0 00D2	7908	INITORL	J.	mov	r1,#8			
00D2 00D4	7908 D0D0			mov				
				pop	psw			
00D6	32			reti				
0400	750055	.sect .base	srs68 0x168					
0168	75D8E5				CACON #ENCA CTA NOTOTO NOTOL AA ODO			
				mov	S1CON,#ENS1_STA_NOTSTO_NOTSI_AA_CR0			
-	75D018			mov	psw,#SELRB3			
-				mov ajmp	psw,#SELRB3 INITSRD			
	75D018	! STATE ! ACTIO	: 70, Gei N : DATA v	mov ajmp neral call has vill be receiv	psw,#SELRB3 INITSRD s been received, ACK returned. ved and ACK returned.			
-	75D018	! STATE ! ACTIO !	: 70, Gei N : DATA v	mov ajmp neral call has vill be receiv	psw,#SELRB3 INITSRD s been received, ACK returned.			
-	75D018	! STATE ! ACTIO ! .sect	: 70, Gei N : DATA v srs70	mov ajmp neral call has vill be receiv	psw,#SELRB3 INITSRD s been received, ACK returned. ved and ACK returned.			
)16E	75D018 01D0	! STATE ! ACTIO !	: 70, Gei N : DATA v	mov ajmp 	psw,#SELRB3 INITSRD as been received, ACK returned. wed and ACK returned.			
016E	75D018	! STATE ! ACTIO ! .sect	: 70, Gei N : DATA v srs70	mov ajmp neral call has vill be receiv	psw,#SELRB3 INITSRD Is been received, ACK returned. wed and ACK returned. S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0			
016E 0170	75D018 01D0 75D8C5	! STATE ! ACTIO ! .sect	: 70, Gei N : DATA v srs70	mov ajmp neral call has will be receiv mov	psw,#SELRB3 INITSRD Is been received, ACK returned. ved and ACK returned. S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0 ! clr SI, set AA			
016E 0170 0173	75D018 01D0 75D8C5 75D018	! STATE ! ACTIO ! .sect	: 70, Gei N : DATA v srs70	mov ajmp neral call has will be receiv mov mov	psw,#SELRB3 INITSRD Is been received, ACK returned. Is been received, ACK returned. S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0 ! clr SI, set AA psw,#SELRB3 ! Initialize SRD counter			
016E 0170 0173	75D018 01D0 75D8C5	! STATE ! ACTIO ! .sect	: 70, Gei N : DATA v srs70	mov ajmp neral call has will be receiv mov	psw,#SELRB3 INITSRD Is been received, ACK returned. ved and ACK returned. S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0 ! clr SI, set AA			
016E 0170 0173	75D018 01D0 75D8C5 75D018	! STATE! ACTIO!	: 70, Gei N : DATA v srs70 0x170	mov ajmp neral call has vill be receiv mov mov ajmp itration lost i vill be receiv	psw,#SELRB3 INITSRD Is been received, ACK returned. Is been received, ACK returned. S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0 ! clr SI, set AA psw,#SELRB3 ! Initialize SRD counter			
016E 0170 0173	75D018 01D0 75D8C5 75D018	! STATE! ACTIO!	: 70, Gei N : DATA v srs70 0x170	mov ajmp neral call has vill be receiv mov mov ajmp itration lost i vill be receiv	psw,#SELRB3 INITSRD Is been received, ACK returned. standard ACK returned. S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0 ! clr SI, set AA psw,#SELRB3 ! Initialize SRD counter initsrd in SLA+R/W as MST. General call has been received, ACK returned. wed and ACK returned. STA is set to restart MST mode after the bus is free again			
016E 0170 0173	75D018 01D0 75D8C5 75D018	! STATE ! ACTIO !	: 70, Gei N : DATA v 	mov ajmp neral call has vill be receiv mov mov ajmp itration lost i vill be receiv	psw,#SELRB3 INITSRD Is been received, ACK returned. standard ACK returned. S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0 ! clr SI, set AA psw,#SELRB3 ! Initialize SRD counter initsrd in SLA+R/W as MST. General call has been received, ACK returned. wed and ACK returned. STA is set to restart MST mode after the bus is free again			
0170 0173 0176	75D018 01D0 75D8C5 75D018	! STATE! ACTIO!	: 70, Gei N : DATA v srs70 0x170 : 78, Arb N : DATA v	mov ajmp neral call has vill be receiv mov mov ajmp itration lost i vill be receiv	psw,#SELRB3 INITSRD Is been received, ACK returned. stoon,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0			
016B 016E 0170 0173 0176	75D018 01D0 75D8C5 75D018 01D0	! STATE! ACTIO!	: 70, Gei N : DATA v srs70 0x170 : 78, Arb N : DATA v	mov ajmp neral call has will be receiv mov ajmp itration lost i will be receiv	psw,#SELRB3 INITSRD Is been received, ACK returned. standard ACK returned. S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0 ! clr SI, set AA psw,#SELRB3 ! Initialize SRD counter initsrd in SLA+R/W as MST. General call has been received, ACK returned. wed and ACK returned. STA is set to restart MST mode after the bus is free again			

P8xC591

LOC	OBJ	SOURCE			
		! ACTION : Re ! IF ! TH	ead DATA. received DATA w IEN superfluous l	essed with own SLA. DATA red as the last DATA will be received and NO Il be received and ACK returne	T ACK returned
		.sect srs	80		
		.base 0x1			
0180	75D018		mov	psw,#SELRB3	
0183	A6DA		mov	@r0,S1DAT	! Read received DATA
0185	01D8		ajmp	REC2	
		.sect srs	80s		
		.base 0x	d8		
00D8	D906	REC2:	djnz	r1,NOTLDAT3	
00DA	75D8C1	LDAT:	mov	S1CON,#ENS1_NOTSTA	A_NOTSTO_NOTSI_NOTAA_CR0
					! clr SI,AA
00DD	D0D0		pop	psw	
00DF	32		reti		
00E0	75D8C5	NOTLDAT3:	mov	S1CON,#ENS1_NOTST	A_NOTSTO_NOTSI_AA_CR0
					! clr SI, set AA
00E3	80		inc	r0	
00E4	D0D0	RETsr:	pop	psw	
00E6	32	_	reti		
		! ACTION : No	Previously address save of DATA, Escognition of own	essed with own SLA. DATA recenter NOT addressed SLV mod SLA. General call recognized	ceived NOT ACK returned. de.
		.sect srs	88		
		.base 0x1	88		
0188	75D8C5		mov	S1CON,#ENS1_NOTST	A_NOTSTO_NOTSI_AA_CR0
					! clr SI, set AA
018B	01E4	1	ajmp	RETsr	
		! STATE : 90, ! ACTION : Re ! Aft ! wil ! DA	Previously addro ead DATA. er General call o I be received with TA will be receive	essed with general call. DATA nly one byte will be received w	has been received, ACK has been returned. vith ACK the second DATA
		.sect srs			
0400	700010	.base 0x1		#OEL DD0	
0190	76D018		mov	psw,#SELRB3	I Dood received DATA
0193	A6DA 01DA		mov	@r0,S1DAT	! Read received DATA
0195	UIDA		ajmp	LDAT	

P8xC591

LOC	OBJ	SOURCE			
		!			
		. sect srs98			
		.base 0x198			
0198	75D8C5	mov S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0			
		! clr SI, set AA			
019B	D0D0	pop psw			
019D	32	reti			
		! STATE: A0, A STOP condition or repeated START has been received, while still addressed as ! SLV/REC or SLV/TRX. ! ACTION: No save of DATA, Enter NOT addressed SLV mode. ! Recognition of own SLA. General call recognized, if S1ADR. 01.			
		.sect srsA0 .base 0x1a0			
01A0	75D8C5	mov S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0			
OTAG	730003	! clr SI, set AA			
01A3	D0D0	pop psw			
01A5	32	reti			
		!*************************************			
		! SLAVE TRANSMITTER STATE SERVICE ROUTINES			
		·			
		!! STATE: A8, Own SLA+R received, ACK returned.			
		! ACTION : DATA will be transmitted, A bit received.			
		.sect stsa8			
0440	05.405.4	.base 0x1a8			
01A8	8548DA	mov S1DAT,STD ! load DATA in S1DAT			
01AB	75D8C5	mov S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0			
01AE	0150	! clr SI, set AA			
UIAE	01E8	ajmp INITBASE2 .sect ibase2			
		.base 0xe8			
00E8	75D018	INITBASE2: mov psw,#SELRB3			
00EB	7948	mov r1, #STD			
00ED	09	inc r1			
00EE	D0D0	pop psw			
00F0	32	reti			

P8xC591

LOC	OBJ	SOURCE			
		!			
		.sect sstsb0			
		.base 0x1b0			
01B0	8548DA	mov S1DAT,STD ! load DATA in S1DAT			
01B3	75D8E5	mov S1CON,#ENS1_STA_NOTSTO_NOTSI_AA_CR0			
01B6	01E8	ajmp INITBASE2			
		!! STATE: B8, DATA has been transmitted, ACK received.! ACTION: DATA will be transmitted, ACK bit is received.			
		ļ			
		sect stsb8			
01B8	75D018	.base 0x1b8			
01BB	75D016 87DA	mov psw,#SELRB3 mov S1DAT,@r1			
01BD	01F8	ajmp SCON			
0100	0110	sect scn			
		.base 0xf8			
00F8	75D8C5	SCON: mov S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0 ! clr SI, set AA			
00FB	09	inc r1			
00FC	D0D0	pop psw			
00FE	32	reti			
		!! STATE : C0, DATA has been transmitted, NOT ACK received. ! ACTION : Enter not addressed SLV mode. !			
		.sect stsc0			
		.base 0x1c0			
01C0	75D8C5	mov S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0 ! clr SI, set AA			
01C3	D0D0	pop psw			
01C5	32	reti			
		!! STATE : C8, Last DATA has been transmitted (AA=0), ACK received. ! ACTION : Enter not addressed SLV mode !			
		.sect stsc8			
		.base 0x1c8			
01C8	75D8C5	mov S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0 ! clr SI, set AA			
01CB	D0D0	pop psw			
01CD	32	reti			
		[**************************************	*****		
		! END OF SI01 INTERRUPT ROUTINE			

P8xC591

16 TIMER 2

16.1 Features of Timer 2

Timer T2 is a 16-bit timer consisting of two registers TMH2 (HIGH byte) and TML2 (LOW byte). The 16-bit timer/counter can be switched off or clocked via a prescaler from one of two sources: f_{CLK}/6 or an external signal. When Timer T2 is configured as a counter, the prescaler is clocked by an external signal on T2 (P3.O). A rising edge on T2 increments the prescaler, and the maximum repetition rate is one count per machine cycle (1 MHz with a 6 MHz oscillator).

The maximum repetition rate for Timer T2 is twice the maximum repetition rate for Timer 0 and Timer 1. T2 (P3.0) is sampled at S2P1 and again at S5P1 (i.e., twice per machine cycle). A rising edge is detected when T2 is LOW during one sample and HIGH during the next sample. To ensure that a rising edge is detected, the input signal must be LOW for at least $\frac{1}{2}$ cycle and then HIGH for at least $\frac{1}{2}$ cycle. If a rising edge is detected before the end of S2P1, the timer will be incremented during the following cycle; otherwise it will be incremented one cycle later. The prescaler has a programmable division factor of 1, 2, 4, or 8 and is cleared if its division factor or input source is changed, or if the timer/counter is reset.

Timer T2 may be read "on the fly" but possesses no extra read latches, and software precautions may have to be taken to avoid misinterpretation in the event of an overflow from least to most significant byte while Timer T2 is being read. Timer T2 is not loadable and is reset by the \overline{RST}

signal or by a rising edge on the input signal RT2, if enabled. RT2 is enabled by setting bit T2ER (TM2CON.5).

When the least significant byte of the timer overflows or when a 16-bit overflow occurs, an interrupt request may be generated. Either or both of these overflows can be programmed to request an interrupt. In both cases, the interrupt vector will be the same. When the lower byte (TML2) overflows, flag T2B0 (TM2CON) is set and flag T20V (TM2IR) is set when TMH2 overflows. These flags are set one cycle after an overflow occurs. Note that when T20V is set, T2B0 will also be set. To enable the byte overflow interrupt, bits ET2 (IEN1.7, enable overflow interrupt, see Table 67) and T2IS0 (TM2CON.6, byte overflow interrupt select) must be set. Bit TWBO (TM2CON.4) is the Timer T2 byte overflow flag. To enable the 16-bit overflow interrupt, bits ET2 (IE1.7, enable overflow interrupt) and T2IS1 (TM2CON.7, 16-bit overflow interrupt select) must be set. Bit T2OV (TM2IR.7) is the Timer T2 16-bit overflow flag. All interrupt flags must be reset by software. To enable both byte and 16-bit overflow, T2ISO and T2IS1 must be set and two interrupt service routines are required. A test on the overflow flags indicates which routine must be executed. For each routine, only the corresponding overflow flag must be cleared. Timer T2 may be reset by a rising edge on RT2 (P3.1) if the Timer T2 external reset enable bit (T2ER) in TM2CON is set. This reset also clears the prescaler. In the Idle mode, the timer/counter and prescaler are reset and halted. Timer T2 is controlled by the TM2CON special function register (see Section 16.1.1).

Table 66 Timer T2 Interrupt Enable Register IEN1 (address E8H)

7	6	5	4	3	2	1	0
ET2	ECAN	ECM1	ECM0	ECT3	ECT2	ECT1	ECT0

Table 67 Description of interrupt Enable Register IEN1 bits

BIT	SYMBOL	FUNCTION		
7	ET2	Enable Timer T2 overflow interrupt(s).		
6	ECAN	Enable CAN interrupt.		
5	ECM1	Enable T2 Comparator 1 interrupt.		
4	ECM0	Enable T2 Comparator 0 interrupt.		
3	ECT3	Enable T2 Capture register 3 interrupt.		
2	ECT2	Enable T2 Capture register 2 interrupt.		
1	ECT1	Enable T2 Capture register 1 interrupt.		
0	ECT0	Enable T2 Capture register 0 interrupt.		