# 80-CHANNEL SEGMENT/COMMON DRIVER FOR DOT MATRIX LCD

KS0083/84 is a graphic type LCD driver LSI which is fabricated by CMOS process for high voltage. In case of segment driver, can be selected 4 bit, 1 bit data transfer or chip select mode. KS0084 is reverse type of KS0083

## FUNCTION

- DOT MATRIX LCD DRIVER with 80 channel output.
- Input/Output
  - Output: 80 channel waveform for LCD driving
  - input: parallel display data and control signal from controller
    - bias voltage (V<sub>3</sub>, V<sub>4</sub>, V<sub>SS</sub>)

## **FEATURES**

- Power supply voltage: -5V±10%
- LCD driving voltage: -24V(typ) (VEE)
- Interface

type 1		typ	e 2	type 3		
CQM	SEG	СОМ	SEG	COM	SEG	
KS0083/84	KS0083/84	KS0103	KS0083/84	KS0083/84	KS0104	

· 100QFP and bare chip available

# 100 QFP

# **BLOCK DIAGRAM**




Fig. 1 KS0083/84 functional block diagram.



# PIN CONFIGURATION




Fig. 2. 100 QFP Top View

# PIN CONFIGURATION




Fig. 3 100QFP Top View.

# PIN FUNCTIONAL DESCRIPTION

Pin	(No.)	Input	Description						Interface	
SC1~SCeo		Output	LCD drive	er outpo	ut terminals (80 C	hannel)				LCD
(100, 1-39, 41-8	km.	1								
1100,1100,111	Vss(40,90,97)	+	GND (0V)							Power
Power supply	VEE (82)	-	LCD drivi	ng Vota	age (-24V)					Supply
one coppy	Voo(86)		Internal L	nternal Logic driving Voltage						
V3, V4(81. 98)			Bias Volta	-	ut for LCD drive: E.)	Non-sele	ct Level	(Must m	aintain	Power
FCS, PS		Input			outs. (refer to app	dication c	ircuit)			
(83, 89)			FCS	PS	Com/seg driver	Input		Chip select mode	DO	
			-	L	Segment driver	1 bit seria	d input	Х	0	
			1	Н.	Segment driver	4 bit para		0	1	
			L	1	Segment driver	1 bit seria		X	н	
			<del>   </del>	H	Common driver	Serial inp		0	0	,
			Dh Db	SC1	, SC5,SC77 , SC7,SC70	Dl2	SC2, S	3Cs,5	SC78	
						-				
			46	it Data	shift direction	-	1 bit Da	ta shift	—-	
			1 2 Dipo	DADA 3 4	8 8 8 5 5 5 6 6 7 7 7 7 7 7 7 8 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		Last deta	S S S S T 7 7 7 2 9 P P P P P P P P P P P P P P P P P P	8	
			- Non-	used d	e common driver ata input pins are sumption					



# PIN FUNCTIONAL DESCRIPTION (continued)

Pin (No.)	Input	Input							
Pin (140.)	Output	Description	Interface						
EO, EI	- input	Input/Output for Chip Select.	controller						
(84, 88)	output	<ol> <li>EO becomes low by (CLK1, CLK2) tirring.</li> </ol>	or						
		2) When "HIGH" data is input to Et, the device becomes sele	ct KS0083/84						
		mode and reads input data at CLK2 falling timin	g.						
		Synchronized at the fall of CLK2. Input data is shifted.	- [						
		3) After reading 80 input data/equivalent to 80 CLK2 clock cyc	le						
		in the serial mode or 20 CLK2 clock cycles in the 4 bit paralle							
		mode), EO automatically becomes HIGH level and data read-							
		ing is complete. EO is reset 1.5 cycles later.							
		4) When two or more devices are used in the chip select mod	e.						
		EO of each stage is connected to EI of the next stage.	-						
		(1) EO of all device connected is reset and device become	<del>,</del>						
		non-select state and waits for El input after the previous							
		1).							
		(2) When "HIGH" level is input to the first El in the cascad	le						
		connection, the first device performs the operations in	F						
		and 3).	·						
		(3) When El of the second device is connected to DO of the first device, the second device perform the operations 2)							
		and 3) after the first device. This operation is repeated in							
	Ji	the same method subsequently							
M(85)	input	LCD waveform AC conversion signal input	_						
		Latch data M SC Latch data M SC	7						
		L L V3 L L V3	1						
		(non-select) H V4 (non-select) H V4	controller						
		H L GND H L VEE	-						
		(select) H VEE (select) H GND	<del> </del>						
		(segment signal drive mode) (common signal drive mode)	1						
CLK1(87)	input	Cock pulse input terminal for data latch	controller						
CLK2(96)	input	Clock pulse input terminal for data shift	controller						
DI1~DI4(91-94)	input	Display data input from the LCD controller LSI.	controller						
		In case of the common driver mode or serial input mode, supplu-							
		the input data to DI1 and DI2-DI\$ have to be set to VSS level of	or						
		VDD level.							
DO(89)	output	DO is high level in the chip selet mode	KS0083/84						
NC		No Connection	nc						

#### MAXIMUM ABSOLUTE LIMIT (Ta=25°C)

Char	acteristic	Symbol	Value	Unit
Supply	Logic	V <sub>DD</sub>	-7 to +0.3	
voltage	LCD drivers	VLCD	-30 to +0.3	V
Inpu	t voltage	V <sub>IN</sub>	V <sub>DD</sub> -0.3 to +0.3	
Operating temperature		Topr	-20 to +70	°c
Storage	temperature	T <sub>stg</sub>	-55 to +150	

<sup>\*</sup>Voltage greater than above may damage to the circuit.

Maximum absolute limits are those values beyond which permanent damage to the device may occur. These are stress ratings only and functional operation of the device beyond them is not implied. Long exposure to these conditions may affect device reliability.

#### DC CHARACTERISTICS (VDD = -5V ± 10%, Vss = 0V, VEE = -24V ± 3V, Ta = 25°C)

Charac	teristic	Symbol	Test condition	Min	Тур	Max	Unit
			1 bit serial (3.3MHz)			Max 5.0 10.0 0.8V <sub>DD</sub> V <sub>DD</sub> +0.4 1.0 1.5	mA
Power supp	ly current	loo	4 bit parallel (2.0MHz)			10.0	mA
Input	High	V <sub>IH</sub>	_	0.2V <sub>DD</sub>			V
Voltage	Low	ViL	_			0.8V <sub>DD</sub>	V
Output	High	Voн	I <sub>OH</sub> =-0.4mA	-0.4			٧
Voltage	Low	VOL	I <sub>OL</sub> =0.4mA			V <sub>DD</sub> +0.4	V
Voltage		V <sub>D1</sub>	I <sub>ON</sub> =1mA for one of SCi			1.0	V
descending	(Vi-SCi)	V <sub>D2</sub>	Ion=0.08mA for each SCi	,		1.5	V
Leakage	Input	lu	_			1.0	μА
Current	Output	lo	_			10.0	μΑ



#### **AC CHARACTERISTICS**

 $(V_{DD} = -5 V \pm 10\%, V_{SS} = 0V, V_{EE} = -24V \pm 3V; T_a = +25 °C)$ 

(1) Segment driver1; 1 bit serial data input (PS=LOW, FCS=LOW)

(refer to: fig. 3)

Clock cycle time		Symbol	Test condition	Min	Max	Unit
		tc		300		
Clock pulse width	High level	t <sub>wh</sub>		130		
	Low level	twi		130		
Set up time D before CLK2↓		t <sub>SU</sub>		70		
Hold time D after CLK2↓		t <sub>h</sub>		50		
Clock margin time 1 (from CLK1↓ to CLK2↓)		t <sub>C1</sub>		20		
Clock margin time 2 <b>NOTE 1</b> (from CLK2↓ to CLK1↓)		t <sub>C2</sub>		200		пѕ
Clock margin time 3 (from CLK2† to CLK1†)		t <sub>C3</sub>		20		
Clock rise/fall time		t <sub>r</sub> ,t <sub>f</sub>			50	
Output Delay		t <sub>D</sub>	C <sub>L</sub> =15pF		230	
High level latch clock width		tcwn		130	NOTE 2	
Overlap time of CLK2 "L" and	CLK1 "H"	tov		130	+	

#### (2) segment driver; 4 bit data input (PS=High, FCS=LOW)

(refer to: fig 4.)

Characteristic Clock cycle time		Symbol	Test condition	Min	Max	Unit
		tc		500	1	
Clock pulse width	High level	twn		230		
olook pulse width	Low level	t <sub>W</sub> ∟		230		
Set-up time D before CLK2↓		t <sub>SU</sub>		70		
Hold time D after CLK2↓		th		50		
Clock margin time 1 (from CLK1↓ to CLK2↓)		t <sub>C1</sub>		20		
Clock margin time 2 <b>NOTE 1</b> (from CLK2↓ to CLK1↓)		t <sub>C2</sub>		200		ns
Clock margin time 3 (from CLK2† to CLK1†)		t <sub>C3</sub>		20		
Clock rise/fall time		t <sub>r</sub> , t <sub>f</sub>			50	
Output Delay		t <sub>D</sub>	C <sub>L</sub> =15pF		230	
High level latch clock width		t <sub>LWH</sub>		130	NOTE 2	
Overlap time of CLK2 "L" and C	LK1 "H"	tov		130	† •	

#### (3) Common Driver (PS=HIGH, FCS=HIGH)

(refer to: fig 5)

Characteristic Clock cycle time		Symbol	Test condition	Min	Max	Unit
		tc		1000		
Clock pulse width	High level	twH		130		
	Low level	t <sub>WL</sub>		830		
Set-up time D before CLK	<u></u>	tsu		70		ns
Hold time D after CLK↓		t <sub>h</sub>		50		
Output Delay		t <sub>D</sub>	CL=15pF		500	
Clock rise/fall time		t <sub>r</sub> ,t <sub>f</sub>			50	

#### (4) segment driver 2; 1 bit serial data input (PS=LOW, FCS=HIGH)

(refer to: fig 6)

Characteristic		Symbol	Test condition	Min	Max	Unit
Clock cycle time		t <sub>C</sub>		380	<u> </u>	
Clock pulse width	High level	twн		170		
	Low level	t <sub>WL</sub>				
Set-up time D before CLK	<b>↑</b>	tsu		70	<u></u>	
Hold time D after CLK1		th		50		
Clock margin time 1 (from CLK1↓ to CLK2↓)		t <sub>C1</sub>		20	1	ns
Clock margin time 2 NOTE 1 (from CLK2+ to CLK1+)		t <sub>C2</sub>		200		
Clock margin time 3 (from CLK2† to CLK1†)		tc3		20	<u></u>	
Clock rise/fall time		$t_r, t_f$			50	
Output delay		t <sub>D</sub>	CL=15pF		230	
High level latch clock with	I	tLWH		130	NOTE 2	
Overlap time of CLK2 "L" and CLK1 "H"		tov		130		

note (Input frequency, I/O reference level; 0.8 V<sub>DD</sub>, 0.2 V<sub>DD</sub>)

1; Valid time (internal shift register)

2;  $(t_C \times 1.5)$ — $(t_{C1})$ — $(t_{C3})$ — $(t_r \times 3)$ 



#### **TIMING DIAGRAM**




Fig. 3 Segment driver (1 bit serial input)




Fig. 4. 4-bit input segment driver

#### TIMING DIAGRAMS (Continued)




Fig. 5. Common driver





Fig. 6. Segment driver (1 bit serial data input)




## **APPLICATION CIRCUIT.**


#### **Mode Select**

- 1. segment driver 1; 1 bit serial data input (FCS=L, PS=L)
- 2. segment driver; 4 bit data input (FCS=L, PS=H)



- 3. segment driver 2; 1 bit serial data input (FCS=H, PS=L)
- 4. common driver (FCS=H, PS=H)





#### **APPLICATION CIRCUIT**

