524288-word × 8-bit CMOS Mask Programmable ROM

HITACHI

Description

The HN62334B is a 4-Mbit CMOS mask-programmable ROM organized as 524288 words by 8 bits. Realizing low power consumption, this memory is allowed for battery operation.

Features

Single +5V power supply

Wired OR is permitted for the output in three states.

TTL compatible

Maximum access time: 150 ns (max)

Low power consumption: 100 mW (typ) active

5 μW (typ) standby


Byte-wide data organization

Pin compatible with JEDEC (EP-ROM)


Ordering Information

Type No.	Access Time	Package
HN62334BP-15	150 ns	600 mil 32-pin plastic DIP (DP-32)
HN62334BF-15	150 ns	32-pin plastic SOP (FP-32D)
HN62334BTT-15	150 ns	32-pin plastic TSOP-II (TTP-32DB)

Pin Arrangement



Block Diagram



Absolute Maximum Ratings

V	
	1
V	1
°C	
°C	•
.°C	
	°C

Note: 1. With respect to V_{ss}.

Recommended Operating Conditions ($V_{SS} = 0 \text{ V}$, $Ta = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V _{cc}	4.5	5.0	5.5	V
Input voltage	V _{IH}	2.2		V _∞ + 0.3	V
	V _{IL}	-0.3	_	0.8	V

DC Characteristics ($V_{CC} = 5 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $Ta = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter	_	Symbol	Min	Max	Unit	Test Conditions
Supply current	Active	I _∞	_	50	mA	V_{CC} = 5.5 V, I_{DOUT} = 0 mA, t_{RC} = min
	Standby	I _{ss}	_	30	μА	$V_{cc} = 5.5 \text{ V}, \overline{CE} \ge V_{cc} - 0.2 \text{ V}$
Input leakage current		[I _{IL}]	_	10	μΑ	$Vin = 0 \text{ to } V_{\infty}$
Output leakage current		I _{OL}	_	10	μA	$\overline{\text{CE}}$ = 2.4 V, V_{OUT} = 0 to V_{∞}
Output voltage		V _{OH}	2.4	_	٧	I _{oH} = -205 μA
		VoL	.—	0.4	V	I _{OL} = 1.6 mA

Capacitance ($V_{CC} = 5 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $Ta = 25^{\circ}\text{C}$, $V_{IN} = 0 \text{ V}$, f = 1 MHz)

Parameter	Symbol	Min	Max	Unit
Input capacitance	Cin	_	15	pF
Output capacitance	Cout	_	15	pF

Note: This parameter is sampled and not 100% tested.

AC Characteristics ($V_{CC} = 5 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $Ta = 0 \text{ to } +70^{\circ}\text{C}$)

 Output load: 1TTL gate + C_L = 100 pF (including jig capacitance)

Input pulse level: 0.8 to 2.4 V

Input and output timing reference levels: 1.5 V


Input rise and fall time: 10 ns

		HN62334B		
Parameter	Symbol	Min	Max	Unit
Read cycle time	t _{RC}	150		ns
Address access time	t _M		150	ns
CE access time	t _{ACE}	_	150	ns
OE access time	t _{oe}	_	70	ns
Output hold time from address change	t _{DHA}	0		ns
Output hold time from CE	t _{DHC}	0	_	ns
Output hold time from OE	t _{DHO}	0		ns
CE to output in high-Z	t _{cHZ} ^{*1}	_	70	ns
OE to output in high-Z	t _{orz} *1	_	70	ns
CE to output in low-Z	t _{cLZ}	10		ns
OE to outpu in low-Z	t _{oLZ}	10	_	ns

Note: 1. t_{cHZ} and t_{cHZ} are defined as the time at which the output achieves the open circuit conditions and are not referred to output voltage levels.

Timing Waveforms


Normal Mode



Package Dimensions


HM62334BP Series (DP-32)

Unit: mm



HM62334BF Series (FP-32D)

Unit: mm



HM62334BTT Series (TTP-32DB)

Unit: mm

