




# **Lower Power Design**

Lecture 4: Hardware Power Optimization and Estimation 1

Anuj Pathania on behalf of Prof. Dr. Jörg Henkel Summer Semester 2017





ces.itec.kit.edu





- Slides available for download -
  - http://cesweb.itec.kit.edu/teaching/LPD/s17\_slides/
  - Username: student
  - Password: CES-Student
- Homework
  - Read a relevant scientific paper.
  - Discussion next class.
- Oral Exam
  - Make appointment with KIT CES secretary 6-8 weeks in advance.
  - Exam will be in English (or German if told in advance).
  - More information: http://ces.itec.kit.edu/972.php

#### Lectures



- 27.04.2017 0: Introduction
- 04.05.2017 1: Energy Sources
- 11.05.2017 2: Battery Modelling Part 1
- 18.05.2017 3: Battery Modelling Part 2
- 25.05.2017 Ascension Day (Holiday)
- 01.06.2017 4: Hardware Power Optimization and Estimation 1
- 08.06.2017 5: Hardware Power Optimization and Estimation 2
- 15.06.2017 Corpus Christi (Holiday)
- 22.06.2017 6: Hardware Power Optimization and Estimation 3
- 29.06.2017 TBA
- 06.07.2017 TBA
- 13.07.2017 TBA
- 20.07.2017 TBA
- 27.07.2017 TBA

# **Overview for Today**




- Power consumption in hardware.
- Operator scheduling.

#### **Overview**



- Different levels of abstraction
  - System
  - RTL
  - Gate
  - Transistor
- Challenges
  - Optimize ( Minimize power consumption)
  - Design/Co-Design (Synthesize, Compile, ...)
  - Estimate and Simulate



# **Generic Hardware Synthesis Flow**




- System-Level Design
- High-Level Synthesis
- Logic Synthesis
- Layout Synthesis

System specification SYSTEM-LEVEL DESIGN HW/SW allocation/partitioning Selection of processor(s) Communication mechanisms ARCHITECTURE algorithm OF barcode IS pre proc: PROCESS Behavioral LOOP
IF video = wh THEN
white := white + 1;
IF flag = bl THEN description flag := wh; black := 0; data <= white; HIGH-LEVEL SYNTHESIS ELSE black := black + 1; flag := bl; white := 0; data <= black; Transformations END IP; addr <= actnum; Scheduling EXIT WHEN (white = limit) OR (black = limit) Module selection Clock selection Resource sharing RTL optimizations Structural RTL description LOGIC SYNTHESIS Two-level, multi-level synthesis State assignment Retiming Technology mapping Logic-level netlist LAYOUT SYNTHESIS Placement, Routing Gate and wire sizing Clock distribution Power supply distribution Layout

# Low Power Hardware Design Flow




- Energy/power needs to analyzed/optimized at each level of abstraction.
- Necessitates appropriate model for each level.



System-level design

Design Flow without Power (a) and with Power (b)



# **Power Consumption in Hardware**



- In general, four components:
  - P<sub>sw.cap</sub> switching capacity power
  - P<sub>short-circuit</sub> short-circuit power
  - P<sub>leakage</sub> leakage power
  - P<sub>static</sub> static power


$$P_{avg} = P_{sw.\,cap.} + P_{short-circuit} + P_{leakage} + P_{static}$$





- Caused by charging/discharging of parasitic capacitances:
  - C<sub>L</sub>: cumulative parasitic capacitance
  - N: expected number of transitions per clock cycle
  - f: clock frequency

$$P_{sw.cap} = \frac{1}{2} C_L V_{dd}^2 N f$$



9

**CMOS** Inverter

# **Parasitic Capacitance**




- Also known as Stray Capacitance.
- Exists between all electronic components due to proximity.
- Exists between conductors.
- Problematic in high frequency circuits.

#### **Short-Circuit Power**



- Caused by direct supply-to-ground path:
  - K: constant (Transistor Size, Technology)
  - V<sub>T</sub>: expected number of transitions per clock cycle
  - т: input rise/fall time

$$P_{short-circuit} = K(V_{dd} - 2V_T)^3 \tau N f$$



**CMOS** Inverter

#### Leakage Power



Drain

Oxide.


Body

- Loss of power from diodes due to current conduction by off transistors.
  - I<sub>diode</sub>: diodes formed between diffusion region and substrate
  - I<sub>oxide</sub>: electrons tunneling through the gate oxide
    - Drops exponentially with gate length.
  - K,S: technology parameters
  - W<sub>eff</sub>:effective transistor channel width
  - Note: Leakage power is becoming more dominant with silicon node shrinking.

$$P_{leakage} = (I_{subthreshold} + I_{oxide} + I_{diode}) \cdot V_{dd}$$

$$I_{subthreshold} = KW_{eff} e^{\frac{V_{in} - V_{T_{s}}}{S}}$$

Source: Anand [2012]



ces.itec.kit.edu

#### **Static Power**



- Not relevant in CMOS circuits.
- Sometime included along the leakage power.
- Relevant in
  - other logic families
  - some nMOS circuits where there is a constant path supply-to-ground (e.g. ECL)

# **Dennard Scaling vs. Power Density**



- Transistor and power scaling are no longer balanced.
  - Scaling is limited by power.
- Higher power density leads to thermal problems.
  - Accelerates aging effects.

## **Classical scaling (Dennard)**

Device count	$S^2$
Device frequency	S
Device power (cap)	1/S
Device power (V <sub>dd</sub> )	1/S <sup>2</sup>
Power Density	1

S: Scaling Factor

### **Power Limited Scaling**

Device count	S <sup>2</sup>
Device frequency	S
Device power (cap)	1/S
Device power (V <sub>dd</sub> )	~1
Power Density	S <sup>2</sup>

Source: Venkatesh [2010]





- Scheduling (HLS) e.g.:
  - Operator scheduling
  - Module selection
  - Glitch power reduction
  - State transition reduction

• ...

# **Operator Scheduling for Low Power**



- Scheduling (HLS) e.g.:
  - Assigns operations in the behavioral description to control steps or controller states.
  - Determines cycle-by-cycle behavior (i.e. sequence in which operations are performed).
  - Determines the sequence in which the various operations of the behavioral description are performed.
  - Dictates which operations and variables can share the same functional units and registers.
  - Can be used to enable resource sharing for low power by ensuring that correlated variables and operations with correlated operands are appropriately sequenced so that they can share the same resources.
- Some repetition from ESI:
  - Multi-cycling: Operation can take more than one cycle.
  - Chaining: Multiple operations executed in one cycle.

# **Operator Scheduling for Low Power 2**




- Scheduling can be performed so as to enable maximum resource sharing between operations that belong to instances of the same computational pattern, resulting in maximal exploitation of regularity during resource sharing.
- Scheduling can be used to distribute the slacks or mobilities of various operations in the DFG appropriately so that some operations may be performed using slower, more energy-efficient functional units. Thus, scheduling has an impact on the power trade-offs through module selection
- Scheduling determines the distribution of operations over time, and hence affects the profile of the power consumption in the implementation over time (control steps or clock cycles). Reducing peak power is important due to packaging, cooling, and reliability considerations. The effect of scheduling on peak power will be illustrated later.

# Delay vs V<sub>dd</sub>



How to assign voltages to functional units?



Normalized Delay vs 
$$V_{\rm dd}$$


$$delay = \frac{k \cdot V_{dd}}{(V_{dd} - V_T)^2}$$

$$P_{dyn} \sim V_{dd}^2 C_{load} f_{switch}$$

# **Data Flow Graphs (DFGs)**




- DFG: Directed Acyclic Graph G=(V,E)
- Directed edge from  $v_i$  to  $v_j$ :  $v_i$  must precede  $v_j$








 A critical path of a system is defined as the path in the DFG, {v<sub>1</sub>,v<sub>2</sub>,...,v<sub>k</sub>}, such that the summation of the latencies of the nodes in the path is maximal among all the paths of the DFG. The sum C<sub>p</sub> is termed as the critical path length.



#### **Motivation**



How do we know the optimal voltages?



Lowest Power DFG for AR-Lattice Filter

# **Algorithm Overview (Exact Algorithm)**



- Step 1: Initialization
- Step 2: Computation of Slack
- Step 3: Maximal Slack Value
- Step 4: Dual graph H<sub>p</sub>
- Step 5: Weight Assignment
- Step 6: Longest Weighted Path
- Step 7: Reassigning voltages to nodes in the longest path
- Step 8: Goto Step 2


## **Step 1: Initialization**



Step 1: Initialization

Each of the nodes,  $v \in V$ , in G(V, E) is originally assigned a voltage  $V_c$  (also denoted by  $V_{c_0}$ ),  $\tau(v) = V_c$ . d(v) value is therefore initialized.


$$S = \{5 \text{ V}, 3 \text{ V}, 2.4 \text{ V}\}$$







Step 2: Computation of slack Using depth first search calculate l(v) values for each of the nodes  $v \in V$  and hence obtain  $s(v) = kt_c - l(v)$ .



$$\pi^{-}(v) = \{v' | (v'v) \in E\}$$

$$\pi^{+}(v) = \{v' | (v, v') \in E\}.$$

$$t_{i}(v) = d(v) + \max_{z \in \pi^{-}(v)} t_{i}(z)$$

$$t_{o}(v) = d(v) + \max_{z \in \pi^{+}(v)} t_{o}(z)$$

$$l(v) = t_{i}(v) + t_{o}(v) - d(v).$$


# **Step 3: Maximal Slack Value**



Step 3: Maximal slack value

Identify the maximum slack value  $s^*$  in the graph G and all the nodes, v, such that  $s(v) = s^*$ . If the maximal slack value  $s^* = 0$  terminate the algorithm; we have obtained an optimal voltage assignment. The set of nodes with maximal slack value  $s^*$ , P, induces a subgraph  $G_p(P, E')$  in G.

Assume: ktc = 10ns




# Step 4: Dual Graph of H<sub>p</sub>



Step 4: Dual graph  $H_p$ 

A dual graph  $H_p(P, E_p)$  is obtained for the graph  $G_p(P, E')$ : Obtain a Depth-First Search (DFS) ordering of the graph  $G_p$ . Let D(v) be the order in which the node v is visited during the DFS. The dual graph,  $H_p$ , is constructed on the node set P. If  $u, v \in P$  and there does not exist a path from v to u and from u to v in  $G_p$ , then if D(u) > D(v) then  $(u, v) \in E_p$ .




# **Step 5: Weight Assignment**



Step 5: Weight assignment If a node  $v \in P$  is assigned a voltage  $\tau(v) = V_{c_k}$ then assign a weight  $W(v) = (V_{c_k}^2 - V_{c_{k+1}}^2)$  in  $H_p$ .

$$P_{dyn} \sim V_{dd}^2 C_{load} f_{switch}$$




# **Step 6: Longest Weighted Graph**



Step 6: Longest weighted path

Obtain a longest weighted path in  $H_p$ . The longest weighted path in a directed acyclic graph is defined as the path in the graph which has the maximum total node weight and it can be obtained using a single breadth first search.





# Step 7: Reassigning Voltages to Nodes in Longest Path



Step 7: Reassigning voltages to nodes in the longest path

Reassign voltages to nodes in the longest weighted path obtained in the previous step. If a node in the longest path, v, has a prior voltage assignment  $\tau(v) = V_{c_k}$  then change this assignment to  $\tau(v) = V_{c_{k+1}}$ . The new assignment of voltages to nodes in P changes the delay values (d(v) values) for nodes.





#### **Theorem 1: Correctness**



**Theorem 1** Given a set of allowable voltages S and data flow graph G(V, E), the above algorithm produces a mapping  $\tau: V \to S$  that minimizes  $\sum_{v_i \in V} \tau(v_i)^2$ .

# **Theorem 2: Complexity**



**Theorem 2** The time complexity of the algorithm is  $O(kn^2)$ , where  $kt_c$  is the timing constraint and n is the number of nodes in G.





Bench- mark	$\begin{array}{c} \text{Timing} \\ \text{Constraint } k \end{array}$	Power using 5V	Power using 5V, 3V	x1 % reduc.	Avg. % reduc.	Power using 5V, 3V, 2.4V	x2 % reduc.	Avg. % reduc.
	4 †	275	195	29.1		195	29.1	
Diffeq	5	275	179	34.91	1	172.52	37.27	
	6	275	147	46.55	40.73	130.8	52.44	44.56
	7	275	131	52.36	1	111.56	59.43	
	9 †	525	349	33.53		326.32	37.84	
FIR	10	525	317	39.62	1	287.84	45.17	
	11	525	301	42.67	40.38	265.36	49.46	46.4
	12	525	285	45.71	1	246.12	53.12	
	8 †	700	604	13.71		584.56	16.49	
AR-Lattice	9	700	540	22.86		520.56	25.63	
Filter	10	700	476	32.0	27.43	456.56	34.77	30.20
	12	700	412	41.14	]	392.56	43.92	
	15 †	850	690	18.82		677.04	20.35	
EWFilter	16	850	642	24.47	1	629.04	25.99	
	17	850	610	28.24	25.88	590.56	30.52	27.88
	18	850	578	32.00		555.32	34.67	

Table 1: Power Consumption Results for smaller Timing Constraints †: Corresponds to the longest path length for the *DFG*.

# **Experimental Results 2: Higher Timing Constraints**



Bench- mark	Timing Constraint $k$	Power using 5V	Power using 5V, 3V	x1 % reduc.	Avg. % reduc.	Power using 5V, 3V, 2.4V	x2 % reduc.	Avg. % reduc.
	8	275	99	64		82.8	69.89	
Diffeq	12	275	99	64	64	63.36	76.96	73.43
	18	525	189	64		150.12	71.41	
FIR	27	525	189	64	64	120.96	76.96	74.19
AR-Lattice	16	700	252	64		232.56	66.77	
Filter	24	700	252	64	64	161.28	76.96	71.87
	30	850	306	64		280.08	67.05	
EWFilter	45	850	306	64	64	195.84	76.96	72.00

Table 2: Power Consumption Results for larger Timing Constraints

#### **Module Selection**



- The process of mapping operations from the CDFG to component templates from the RTL Library.
- Initially, only a functional unit template, not a specific instance, associated with each operation.
- Example: "+" Operation may be implemented using
  - ripple-carry adder (slower, but more switched capacitance efficient)
  - carry-lookahead adder (faster, incures higher switched capacitance)
  - carry-select adder
  - ...
- Similar tradeoffs for other operations.
- Idea: Exploit tradeoffs to fulfill power constraints through module selection.


#### **Module Selection 2**



- Each operation in the DFG (middle) has been mapped to fast component in order to meet performance constraints (in that case constraint: 85ns).
- But is that really necessary? => no, not all ops need necessarily be mapped to fastest module. Focus (for timing constraint) should rather be on critical path.
- Idea: slack in off-critical path ops may be used to select slower functional units that may have a better efficiency in switched capacitance (see right DFG). There, mult-op uses less power (but not less energy).
- Important: to have a large module library with distinct switching capacity efficiencies and performance characteristics

#### **Module Selection 3**





#### **Source**



- Raghunathan, Anand, Niraj K. Jha, and Sujit Dey. High-level power analysis and optimization. Springer Science & Business Media, 2012.
- Homework >> Venkatesh, Ganesh, et al. "Conservation cores: reducing the energy of mature computations." ACM SIGARCH Computer Architecture News. Vol. 38. No. 1. ACM, 2010.
- Homework >> Raje, Salil, and Majid Sarrafzadeh. "Variable voltage scheduling." Proceedings of the 1995 international symposium on Low power design. ACM, 1995.