SIC/XE Instruction Set


Op codes in blue are SIC/XE only instructions Op codes in red are not implemented by the simulator

Notes: P=privileged, C=CC set (<,=,>), F=floating point See Appendix A of *System Software* by Beck for information on instruction formats and addressing modes.

Mnemonic	Format	Opcode	Effect	Notes
ADD m	3/4	18	$A \leftarrow (A) + (mm+2)$	
ADDF m	3/4	58	$F \leftarrow (F) + (mm+5)$	F
ADDR r1,r2	2	90	$r2 \leftarrow (r2) + (r1)$	
AND m	3/4	40	$A \leftarrow (A) \& (mm+2)$	
CLEAR r1	2	4	r1 ← 0	
COMP m	3/4	28	A : (mm+2)	C
COMPF m	3/4	88	F : (mm+5)	CF
COMPR r1,r2	2	A0	(r1) : (r2)	C
DIV m	3/4	24	A : (A) / (mm+2)	
DIVF m	3/4	64	F: (F) / (mm+5)	F
DIVR r1,r2	2	9C	$(r2) \leftarrow (r2) / (r1)$	
FIX	1	C4	A ← (F) [convert to integer]	
FLOAT	1	C0	F ← (A) [convert to floating]	F
HIO	1	F4	Halt I/O channel number (A)	Р
J m	3/4	3C	PC ← m	
JEQ m	3/4	30	PC ← m if CC set to =	
JGT m	3/4	34	PC ← m if CC set to >	
JLT m	3/4	38	PC ← m if CC set to <	
JSUB m	3/4	48	L ← (PC); PC ← m<	
LDA m	3/4	00	A ← (mm+2)	
LDB m	3/4	68	B ← (mm+2)	
LDCH m	3/4	50	A [rightmost byte] ← (m)	_
LDF m	3/4	70	F ← (mm+5)	F
LDL m	3/4	08	L ← (mm+2)	
LDS m	3/4	6C	S ← (mm+2)	
LDT m	3/4	74	T ← (mm+2)	
LDX m	3/4	04	X ← (mm+2)	D
LPS m	3/4	DØ	Load processor status from	Р
			<pre>information beginning at address m (see Section 6.2.1)</pre>	
			6.2.1)	
MUL m	3/4	20	$A \leftarrow (A) * (mm+2)$	
MULF m	3/4	60	$F \leftarrow (F) * (mm+5)$	
MULR r1,r2	2	98	$r2 \leftarrow (r2) * (r1)$	
NORM	1	C8	$F \leftarrow (F) [normalized]$	F
OR m	3/4	44	$A \leftarrow (A) \mid (mm+2)$	
RD m	3/4	D8	A [rightmost byte] ← data	Р
	٠, .		from device specified by (m)	-
RMO r1,r2	2	AC	r2 ← (r1)	
RSUB	3/4	4C	PC ← (L)	
SHIFTL r1,n	2	A4	r1 ← (r1); left circular	
			shift n bits. [for assembled	
			instruction, r2 is n-1]	
SHIFTR r1,n	2	A8	r1 ← (r1); right shift n bits	
			with vacated bit positions	
			set equal to leftmost	
			bit of (r1) [for assembled	
			instruction, r2 is n-1]	
SIO	1	FØ	Start I/O channel number (A);	Р
			address of channel program	
			is given by (S)	
SSK m	3/4	EC	Protection key for address m	Р
			← (A) (see Section 6.2.4)	

```
3/4
                                   m..m+2 \leftarrow (A)
STA m
                            78
                  3/4
                                   m..m+2 \leftarrow (B)
STB m
                                   m ← (A) [rightmost byte]
                  3/4
                            54
STCH m
STF m
                  3/4
                            80
                                   m..m+5 \leftarrow (F)
                                   Interval timer value ←
STI m
                  3/4
                                      (m..m+2) (see Section 6.2.1)
                  3/4
                            14
STL m
                                    m..m+2 \leftarrow (L)
STS m
                  3/4
                            7C
                                   m..m+2 \leftarrow (S)
                  3/4
                            E8
                                   m..m+2 \leftarrow (SW)
                                                                              P
STSW m
                  3/4
                            84
                                   m..m+2 \leftarrow (T)
STT m
                  3/4
                            10
                                    m..m+2 \leftarrow (X)
STX m
                                   A \leftarrow (A) - (m..m+2)
SUB m
                  3/4
                            1C
SUBF m
                  3/4
                            5C
                                    F \leftarrow (F) - (m..m+5)
                                                                                F
SUBR r1,r2
                            94
                                    r2 \leftarrow (r2) - (r1)
                   2
                   2
                                    Generate SVC interrupt. {for
SVC n
                                      assembled instruction, r1 is n]
TD m
                  3/4
                                    Test device specified by (m)
                                                                              PC
TIO
                            F8
                                    Test I/O channel number (A)
                                                                              PC
                   1
TIX m
                  3/4
                            2C
                                   X \leftarrow (X) + 1; (X) : (m..m+2)
                                                                               C
                            B8
                                    X \leftarrow (X) + 1; (X) : (r1)
                                                                               C
TIXR r1
                   2
WD m
                  3/4
                            DC
                                    Device specified by (m) \leftarrow (A)
                                                                              Ρ
                                      [rightmost byte to device
                                       specified by m]
```

SIC/XE Instruction Formats



Working registers

Register	Number	
Α	0	
X	1	
L	2	
В	3	
S	4	
Т	5	
F	6	

3 and 4 Byte Addressing Modes

The target address determined by the addressing mode locates the instruction operand nixbpe settings not specified cause machine exceptions
4-byte settings are high-lighted in blue, simple SIC in green

```
Addressing Flag bits Description Mode n i x b p e
```

```
1 1 0 0 0 0
                         12 bit displacement is target address
Direct
           1 1 0 0 0 1
                         20 bit address is target address
                         12 bit 2's complement displacement from PC (PC relative)
           1 1 0 0 1 0
                         12 bit base unsigned displacement forward from B (base displacement)
           1 1 0 1 0 0
           1 1 1 0 0 0
                         index register X added to direct address to get target address
                         index register X added to direct address to get target address
           1 1 1 0 0 1
                         index register X added to PC relative computation to get target address
           1 1 1 0 1 0
           1 1 1 1 0 0
                         index register X added to base displacement computation to get target address
           000---
                         simple SIC instruction, last 15 bits are the address
           001---
                         index register X added to direct address to get target address
                         Computed memory address contains the target address
Indirect
           100000
                         Computed memory address contains the target address
           100001
           100010
                         Computed memory address contains the target address
           100100
                         Computed memory address contains the target address
Immediate
           010000
                         Computed memory address is the operand (target address is the instruction)
           0 1 0 0 0 1
                         Computed memory address is the operand (target address is the instruction)
           0 1 0 0 1 0
                         Computed memory address is the operand (target address is the instruction)
           010100
                         Computed memory address is the operand (target address is the instruction)
```

NOTE: indexed addressing is not supported for Indirect and Immediate addressing modes