Efficient Implementation Strategies for Block Ciphers on ARMv8

Bachelorarbeit

Bastian Engel

March 13, 2023

Abstract

Lorem ipsum dolor [1] sit amet, consectetur adipisicing elit, sed do eiusmod tempor incididunt ut labore et dolore magna aliqua. Ut enim ad minim veniam, quis nostrud exercitation ullamco laboris nisi ut aliquip ex ea commodo consequat. Duis aute irure dolor in reprehenderit in voluptate velit esse cillum dolore eu fugiat nulla pariatur. Excepteur sint occaecat cupidatat non proident, sunt in culpa qui officia deserunt mollit anim id est laborum.

Declaration

I hereby declare that ...

Contents

1	Introduction							
	1.1	Block ciphers				4		
		1.1.1 GIFT				5		
		1.1.2 Camellia				7		
	1.2	The ARMv8 platform				7		
2	Imp	lementation strategies				8		
	2.1	Strategies for SPN				8		
		2.1.1 Table-based				8		
		2.1.2 Using vperm				10		
		2.1.3 Bitslicing $\dots \dots \dots \dots \dots \dots \dots \dots$				12		
3	Imp	lementation				17		
4	Eva	luation				18		

Chapter 1

Introduction

1.1 Block ciphers

Securing communication channels between different parties has been a long-term subject of study for cryptographers and engineers which is essential to our modern world to cope with ever-increasing amounts of devices producing and sharing data. The main way to facilitate high-throughput, confidential communications nowadays is through the use of symmetric cryptography in which two parties share a common secret, called a key, which allows them to encrypt, share and subsequently decrypt messages to achieve confidentiality against third parties. Ciphers can be divided into two categories; block ciphers, which always encrypt fixed-sized messages called blocks, and stream ciphers, which continuously provide encryption for an arbitrarily long, constant stream of data.

A block cipher can be defined as a bijection between the input block (the message) and the output block (the ciphertext). For any block cipher with block size n, we denote the key-dependent encryption and decryption functions as $E_K, D_K : \mathbb{F}_2^n \to \mathbb{F}_2^n$. The simplest way to characterize this bijection is through a lookup table which yields the highest possible performance as each block can be encrypted by one simple lookup depending on the key and the message. This is not practical though due to most ciphers working with block and key sizes $n, |K| \geq 64$. For a block cipher with n = 64, |K| = 128, a space of $2^{64}2^{128}64 = 2^{198}$ is necessary. Considering modern consumer hard disks being able to store data in the order of 2^{40} , it is easy to see that a lookup table is wholly impractical. We therefore describe block ciphers al-

gorithmically which opens up possibilities for different tradeoffs and security concerns.

1.1.1 GIFT

GIFT[1], first presented in the CHES 2017 cryptographic hardware and embedded systems conference, is a lightweight block cipher based on a previous design called |PRESENT|, developed in 2007. Its goal is to offer maximum security while being extremely light on resources. Modern battery-powered devices like RFID tags or low-latency operations like on-the-fly disc encryption present strong hardware and power constraints. GIFT aims to be a simple, low-energy cipher suited for these kinds of applications.

GIFT-comes in two variants; GIFT-64 working with 64-bit blocks and GIFT-128 working with 128-bit blocks. In both cases, the key is 128 bits long. The design is a very simple, round-based substitution-permutation network (SPN). One round consists in a sequential application of the confusion layer by means of 4-bit S-boxes and subsequent diffusion through bit permutation. After the bit permutation, a round key is added to the cipher state and the single round is complete. GIFT-64 uses 28 rounds while GIFT-128 uses 40 rounds.




Figure 1.1: Two rounds of GIFT-64

Substitution layer

The input of GIFT is split into 4-bit nibbles which are then fed into 16 S-boxes for GIFT-64 and 32 S-boxes for GIFT-128. The S-box $S: \mathbb{F}_2^4 \to \mathbb{F}_2^4$ is defined as follows:

Permutation layer

The permutation P works on individual bits and maps bit b_i to $b_{P(i)}, i \in \{0, 1, ..., n-1\}$. The different permutations for GIFT-64 and GIFT-128 can be expressed by:

$$P_{64}(i) = 4 \left\lfloor \frac{i}{16} \right\rfloor + 16 \left(\left(3 \left\lfloor \frac{i \mod 16}{4} \right\rfloor + (i \mod 4) \mod 4 \right) + (i \mod 4) \right)$$

$$P_{128}(i) = 4 \left\lfloor \frac{i}{16} \right\rfloor + 32 \left(\left(3 \left\lfloor \frac{i \mod 16}{4} \right\rfloor + (i \mod 4) \right) \mod 4 \right) + (i \mod 4)$$

Round key addition

The last step of each round consists in XORing a round key R_i to the cipher state. The new cipher state s_{i+1} after each full round is therefore given by

$$s_{i+1} = P(S(s_i)) \oplus R_i$$

Round key extraction and key schedule

Round key extraction differs for GIFT-64 and GIFT-128. Let $K = k7||k6|| \dots ||k0||$ denote the 128-bit key state.

GIFT-64 . We extract two 16-bit words $U||V=k_1||k_0$ from the key state. u_i and v_i are XORed to r_{4i+1} and r_{4i} of the round key R respectively.

GIFT-128 . We extract two 32-bit words $U||V=k_5||k4||k1||k_0$ from the key state. u_i and v_i are XORed to r_{4i+2} and b_{4i+1} of the round key R respectively.

In both cases, we additionally XOR a round constant $C = c_5c_4c_3c_2c_1c_0$ to bit positions n - 1, 23, 19, 15, 11, 7, 3. The round constants are generated using a 6-bit affine linear-feedback shift register and have the following values:

	Constants
1 - 16	01,03,07,0F,1F,3E,3D,3B,37,2F,1E,3C,39,33,27,0E
17 - 32	1D,3A,35,2B,16,2C,18,30,21,02,05,0B,17,2E,1C,38
33 - 48	31,23,06,0D,1B,36,2D,1A,34,29,12,24,08,11,22,04

The key state is then updated by setting $k_1 \leftarrow k_1 \gg 2$, $k_0 \leftarrow k_0 \gg 12$ and rotating the new state 32 bits to the right:

$$k_7||k_6||\dots||k_1||k_0 \leftarrow k_1 \gg 2||k_0 \gg 12||k_7||k_6||\dots||k_3||k_2$$

1.1.2 Camellia

1.2 The ARMv8 platform

With small devices, embedded processors and ASICs becoming ever more ubiquitous and essential in areas like medicine or automotive design, the need for ...

Chapter 2

Implementation strategies

Due to the structural differences of SPN- and Feistel network-based ciphers, we shall analyze these two separately.

2.1 Strategies for SPN

Three implementation strategies for substitution-permutation networks are introduced by [2]:

- Table-based implementations
- vperm implementations
- Bitslice implementations

2.1.1 Table-based

Table-driven programming is a simple way to increase performance of operations by tabulating the results, therefore requiring only a single memory access to acquire the result. This approach is obviously limited to manageable table sizes, so while tabulating a function like the AES S-box $S_{AES}: \mathbb{F}_2^8 \to \mathbb{F}_2^8$ requires only 2^{11} space, tabulating the GIFT permutation layer $P_{GIFT}: \mathbb{F}_2^{64} \to \mathbb{F}_2^{64}$ would require 2^{70} space, which is totally unfeasible.

A common approach is to tabulate the output of each S-box, including the diffusion layer, and then XORing the results together. Let n denote the internal cipher state size and s the size of a single S-box in bits. For each S-box $S_i, i \in \{0, \dots, \frac{n}{s}\}$, we can construct a mapping $T_i : \mathbb{F}_2^s \to \mathbb{F}_2^n$ representing substitution with subsequent permutation of that single S-box. The cipher state before round key addition is then given by $\bigoplus_{i=0}^{\frac{n}{s}-1} T_i(m_i)$ for each s-bit message chunk m_i . This approach requires space of $\frac{n}{s}|\mathbb{F}_2^s|n = \frac{n^2 2^s}{s}$ bits, which, for GIFT-64, results in a manageable size of $\frac{64^2 2^4}{4} = 2^{14}$ bits which equals 16 KiB.

Constructing the tables

For GIFT-64, table construction is relatively straightforward and can be done as follows:

Listing 2.1: Table construction algorithm

```
tables <- [][]
for sbox_index from 0 to 15 do
for sbox_input from 0 to 15 do
output <- sbox(sbox_input)
output <- permute(output << (4 * sbox_index))
tables[sbox_index][sbox_input] <- output</pre>
```

Implementing this algorithm gives us the following table representing the first and second S-box.

x	$T_0(x)$	$T_1(x)$	
0x0	0x1	0x10000000000000	
0x1	0x8000000020000	0x800000002	
0x2	0x400000000	0x40000	
0x3	0x8000400000000	0x800040000	
0x4	0x400020000	0x40002	
0x5	0x8000400020001	0x1000800040002	
0x6	0x20001	0x10000000000002	
0x7	0x80000000000001	0x1000800000000	
0x8	0x20000	0x2	
0x9	0x8000400000001	0x1000800040000	
0xa	0x8000000020001	0x1000800000002	
0xb	0x400020001	0x1000000040002	
0xc	0x400000001	0x1000000040000	
0xd	0x0	0x0	
0xe	0x80000000000000	0x800000000	
0xf	0x8000400020000	0x800040002	

The tables for GIFT-128 can be generated in a similar way by looping through all 32 S-boxes instead of 16 on line 3.

2.1.2 Using vperm

Nowadays, most instructions set architectures support single-instruction, multiple-data processing. The idea of such an SIMD system is to work on multiple data stored in vectors at once to speed up calculations. For A64, two types of vector processing are available:

- 1. Advanced SIMD, known as NEON
- 2. Scalable Vector Extension (SVE)

We will take a look at NEON as this is the type of vector processing supported by the Cortex-A73 processor.

ARM Neon

The register file of the NEON unit is made up of 32 quad-word (128-bit) registers V[0-31], each extending the standard 64-bit floating-point registers D[0-31]. These registers are divided into equally sized lanes on which the vector instructions operate. Valid ways to interpret for example the register V0 are:




Figure 2.1: Divisions of the V0 register

NEON instructions interpret their operands' layouts (i.e. lane count and width) through the use of suffixes such as .4S or .8H. For example, adding

eight 16-bit halfwords from register V1 and V2 together and storing the result in V0 can be done as follows:




Figure 2.2: Addition of two vector registers

The plenitude of different processing instructions allow flexible ways to further speed up algorithms having reached their optimizational limit on non-SIMD platforms. vperm, a general term standing for vector permute, is a common instruction on SIMD machines. Called TBL on NEON, it is used for parallel table lookups and arbitrary permutations. It takes two inputs to perform a lanewise lookup:

- 1. A register with lookup values
- 2. Two or more registers containing data

S-box lookup

This instruction can be used to implement S-box lookup of all 16 S-boxes in a single instruction. We do this by packing our 64-bit cipher state $s = s_{15}||s_{14}||...||s_0$ into a vector register V_0 . Because we can only operate on whole bytes, we put each 4-bit S-box into an 8-bit lane which neatly fits into the 128-bit registers. We then put the S-box itself into register V_1 which will be used as the data register for the table lookup.

The confusion layer can now be performed through one TBL instruction:




Figure 2.3: Performing the S-Box lookup in parallel

2.1.3 Bitslicing

Bitslicing refers to the technique of splitting up n bits into m slices to achieve a more efficient representation to operate on. The structure of GIFT naturally offers possibilities for bitslicing. We split the cipher state bits $b_{63}b_{62}...b_0$ into four slices $S_i, i \in \{0, 1, 2, 3\}$ such that the i-th slice contains all i-th bits of the individual S-boxes. This is equivalent to transposing the bit matrix.

$$S = \begin{bmatrix} S_0 \\ S_1 \\ S_2 \\ S_3 \end{bmatrix} = \begin{bmatrix} b_{60}b_{56}b_{52}\dots b_0 \\ b_{61}b_{57}b_{53}\dots b_1 \\ b_{62}b_{58}b_{54}\dots b_2 \\ b_{63}b_{59}b_{55}\dots b_3 \end{bmatrix}$$

This representation offers multiple advantages. We first note that computation of the S-box can be executed in parallel, similar to the **vperm** technique above. This can be done by finding an algorithmic way to apply the S-box which has already been proposed by the original **GIFT** authors:

$$S_{1} \leftarrow S_{1} \oplus (S_{0} \wedge S_{2})$$

$$t \leftarrow S_{0} \oplus (S_{1} \wedge S_{3})$$

$$S_{2} \leftarrow S_{2} \oplus (t \vee S_{1})$$

$$S_{0} \leftarrow S_{3} \oplus S_{2}$$

$$S_{1} \leftarrow S_{1} \oplus S_{0}$$

$$S_{0} \leftarrow \neg S_{0}$$

$$S_{2} \leftarrow S_{2} \oplus (t \wedge S_{1})$$

$$S_{3} \leftarrow t$$

This is very efficient as it only requires six XOR-, three AND and one OR operation.

An important property of the permutation is the fact that bits always stay in their slice. This means we can decompose the permutation P into four permutations P_i , $i \in \{0, 1, 2, 3\}$ and apply these permutations separately to each slice. One possible way to implement a permutation P_i in software is to mask off all bits individually, shift them to their correct position and OR them together:

$$P_i(S_i) = \bigvee_{k=0}^{15} (S_i \wedge m_i) \ll s_i$$

This approach requires 47 operations, meaning all four permutations require over 150 operations which would present a major bottleneck to the round function. We can improve on this by working on multiple message blocks at once and using the aforementioned vperm instruction to implement the bit shuffling. We then need only four TBL instructions for the complete diffusion layer.

Using vperm for slice permutation

We cannot use the TBL instruction directly as we need to shuffle individual bits, but the smallest data we can operate on are bytes. We therefore encrypt 8n messages at once which allows us to create bytewise groupings. These messages are put into 4m registers with register R_{4i} containing S_0 , register R_{4i+1} containing S_1 and so forth. With block size BS and register size RS, the following must hold:

$$8n \cdot BS = 4m \cdot RS$$

In the case of GIFT-64 with BS=64 and ARM NEON with RS=128, we get

$$8n \cdot 64 = 4m \cdot 128 \Leftrightarrow n = m$$

n=m=1 would be a valid choice which yields eight messages divided into four registers. We choose n=m=2 so we can directly utilize the algorithm for bit packing presented by the original GIFT authors, although it is simple to adapt this algorithm to only four registers and eight messages by dividing each 128-bit NEON register into two separate 64-bit registers and adjusting the SWAPMOVE shift and mask values.

Packing the data into bitslice format

Let a, b, \ldots, p be sixteen messages of length 64 with subscripts denoting individual bits. We first put these messages into eight SIMD registers V_0, V_1, \ldots, V_7 :

$$V_0 = b||a$$
 $V_4 = j||i$
 $V_1 = d||c$ $V_5 = l||k$
 $V_2 = f||e$ $V_6 = n||m$
 $V_3 = h||g$ $V_7 = p||o$

We then use the SWAPMOVE technique to bring the data into bitslice format. This operation operates on two registers A, B using mask M and shift value N. It swaps bits in A masked by $(M \ll N)$ with bits in B masked by M in using only three XOR-, one AND- and two shift operations.

SWAPMOVE
$$(A, B, M, N)$$
:
$$T = ((A \gg N) \oplus B) \land M$$

$$B = B \oplus T$$

$$A = A \oplus (T \ll N)$$

The following operations group all *i*th bits of the messages a, c, \ldots, o into bytes and puts these into the lower half of the registers $V_{i \mod 8}$. The same is done for messages b, d, \ldots, p , only differing in that the bytes are put into the upper half of the registers.

With $Ax = o_x m_x k_x j_x g_x e_x c_x a_x$ and $Bx = p_x n_x l_x i_x h_x f_x d_x b_x$ denoting byte groups, our data now has the following permutation-friendly format:

n	7	6	5	4	3	2	1	0
V_0	A56	A48	A40	A32	A24	A16	A8	$\overline{A0}$
V_1	A57	A49	A41	A33	A25	A17	A9	A1
V_2	A58	A50	A42	A34	A26	A18	A10	A2
V_3	A59	A51	A43	A35	A27	A19	A11	A3
V_4	A60	A52	A44	A36	A28	A20	A12	A4
V_5	A61	A53	A45	A37	A29	A21	A13	A5
V_6	A62	A54	A46	A38	A30	A22	A14	A6
V_7	A63	A55	A47	A39	A31	A23	A15	A7
$n \mid$	15	14	13	12	11	10	9	8
$\frac{n}{V_0}$	15 <i>B</i> 56	14 B48	13 <i>B</i> 40	12 B32	11 B24	10 B16	9 B8	8 B0
V_0	B56	B48	B40	B32	B24	B16	B8	B0
V_0 V_1	B56 B57	B48 B49	B40 B41	B32 B33	B24 B25	B16 B17	B8 B9	B0 B1
$\begin{array}{c c} V_0 \\ V_1 \\ V_2 \end{array}$	B56 B57 B58	B48 B49 B50	B40 B41 B42	B32 B33 B34	B24 B25 B26	B16 B17 B18	B8 B9 B10	B0 B1 B2
$\begin{array}{c c} V_0 \\ V_1 \\ V_2 \\ V_3 \end{array}$	$B56 \\ B57 \\ B58 \\ B59$	B48 B49 B50 B51	B40 B41 B42 B43	B32 B33 B34 B35	B24 B25 B26 B27	B16 B17 B18 B19	B8 B9 B10 B11	B0 B1 B2 B3
$ \begin{array}{c c} V_0 \\ V_1 \\ V_2 \\ V_3 \\ V_4 \end{array} $	B56 B57 B58 B59 B60	B48 B49 B50 B51 B52	B40 B41 B42 B43 B44	B32 B33 B34 B35 B36	B24 B25 B26 B27 B28	B16 B17 B18 B19 B20	B8 B9 B10 B11 B12	B0 B1 B2 B3 B4

We can now create permutation tables using the specification of the individual slice permutations P_i :

j	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
$P_0(j)$	0	12	8	4	1	13	9	5	2	14	10	6	3	15	11	7
$P_1(j)$																
$P_2(j)$	8	4	0	12	9	5	1	13	10	6	2	14	11	7	3	15
$P_3(j)$	12	8	4	0	13	9	5	1	14	10	6	2	15	11	7	3

One thing to take note of is the original permutation values only showing where a given byte should land, not which byte belongs to a certain position - i.e. for P_0 , byte 1 should land in position 12, but the byte belonging to position 1 is byte 4. Because **vperm** works in the latter way, we have to do some trivial rearrangements. In addition, because data for each slice is split between two registers $(V_0, V_4), (V_1, V_5), \ldots$, the **vperm** operation needs to use these two registers as a data source. Using two data sources is supported by the **TBL** instruction by means of an additional parameter.

Assuming the correct permutation values are put into registers $V_9, V_{10}, \ldots, V_{16}$, this now allows us to compute the permutation layer for all 16 blocks in only eight permutation instructions plus four additional vector copy instructions used for saving the original values of V_0, V_1, V_2, V_3 before the permutation is applied.

MOV V17, V0	MOV V18, V1
MOV V19, V2	MOV V20, V3
TBL V0, {V0, V4}, V9	TBL V1, {V1, V5}, V10
TBL V2, {V2, V6}, V9	TBL V3, {V3, V7}, V10
TBL V4, {V17, V4}, V9	TBL V5, {V18, V5}, V10
TBL V6, {V19, V6}, V9	TBL V7, {V20, V7}, V10

Chapter 3

Implementation

We will provide implementations for the presented strategies in the C programming language. Although directly writing Assembler code could result in a small performance benefit, this generally increases the work necessary by an order of magnitude for only limited results.

Chapter 4

Evaluation

Acknowledgements

I want to thank ...

Bibliography

- [1] Subhadeep Banik et al. "GIFT: A Small Present". In: Aug. 2017, pp. 321–345. ISBN: 978-3-319-66786-7. DOI: 10.1007/978-3-319-66787-4_16.
- [2] Ryad Benadjila et al. "Implementing Lightweight Block Ciphers on x86 Architectures". In: Selected Areas in Cryptography SAC 2013. Ed. by Tanja Lange, Kristin Lauter, and Petr Lisoněk. Berlin, Heidelberg: Springer Berlin Heidelberg, 2014, pp. 324–351. ISBN: 978-3-662-43414-7.