Efficient Implementation Strategies for Block Ciphers on ARMv8

Bachelorarbeit

Bastian Engel

April 3, 2023

Abstract

Lorem ipsum dolor [1] sit amet, consectetur adipisicing elit, sed do eiusmod tempor incididunt ut labore et dolore magna aliqua. Ut enim ad minim veniam, quis nostrud exercitation ullamco laboris nisi ut aliquip ex ea commodo consequat. Duis aute irure dolor in reprehenderit in voluptate velit esse cillum dolore eu fugiat nulla pariatur. Excepteur sint occaecat cupidatat non proident, sunt in culpa qui officia deserunt mollit anim id est laborum.

Declaration

I hereby declare that ...

Contents

1	Intr	oduction	4
	1.1	Notation	4
	1.2	Block ciphers	4
		1.2.1 GIFT	5
		1.2.2 Camellia	7
	1.3	The ARMv8 platform	7
2	Imp	elementation strategies	8
	2.1	Strategies for SPN	8
			8
			10
		· ·	12
	2.2		17
		-	17
	2.3		19
3	Eva	luation 2	20
	3.1	Benchmarks	20
			20
			20
\mathbf{A}	C ir	nplementations 2	23
	A.1		23
		1	23
			27
		- 0 P	32
В	Lore	em dolor 4	l0

Chapter 1

Introduction

1.1 Notation

1.2 Block ciphers

Securing communication channels between different parties has been a long-term subject of study for cryptographers and engineers which is essential to our modern world to cope with ever-increasing amounts of devices producing and sharing data. The main way to facilitate high-throughput, confidential communications nowadays is through the use of symmetric cryptography in which two parties share a common secret, called a key, which allows them to encrypt, share and subsequently decrypt messages to achieve confidentiality against third parties. Ciphers can be divided into two categories; block ciphers, which always encrypt fixed-sized messages called blocks, and stream ciphers, which continuously provide encryption for an arbitrarily long, constant stream of data.

A block cipher can be defined as a bijection between the input block (the message) and the output block (the ciphertext). For any block cipher with block size n, we denote the key-dependent encryption and decryption functions as $E_K, D_K : \mathbb{F}_2^n \to \mathbb{F}_2^n$. The simplest way to characterize this bijection is through a lookup table which yields the highest possible performance as each block can be encrypted by one simple lookup depending on the key and the message. This is not practical though due to most ciphers working with block and key sizes $n, |K| \geq 64$. For a block cipher with n = 64, |K| = 128, a space of $2^{64}2^{128}64 = 2^{198}$ is necessary. Considering modern consumer hard

disks being able to store data in the order of 2^{40} , it is easy to see that a lookup table is wholly impractical. We therefore describe block ciphers algorithmically which opens up possibilities for different tradeoffs and security concerns.

1.2.1 GIFT

GIFT[1], first presented in the CHES 2017 cryptographic hardware and embedded systems conference, is a lightweight block cipher based on a previous design called PRESENT, developed in 2007. Its goal is to offer maximum security while being extremely light on resources. Modern battery-powered devices like RFID tags or low-latency operations like on-the-fly disc encryption present strong hardware and power constraints. GIFT aims to be a simple, low-energy cipher suited for these kinds of applications.

GIFT-comes in two variants; GIFT-64 working with 64-bit blocks and GIFT-128 working with 128-bit blocks. In both cases, the key is 128 bits long. The design is a very simple, round-based substitution-permutation network (SPN). One round consists in a sequential application of the confusion layer by means of 4-bit S-boxes and subsequent diffusion through bit permutation. After the bit permutation, a round key is added to the cipher state and the single round is complete. GIFT-64 uses 28 rounds while GIFT-128 uses 40 rounds.




Figure 1.1: Two rounds of GIFT-64

Substitution layer

The input of GIFT is split into 4-bit nibbles which are then fed into 16 S-boxes for GIFT-64 and 32 S-boxes for GIFT-128. The S-box $S: \mathbb{F}_2^4 \to \mathbb{F}_2^4$ is defined as follows:

Permutation layer

The permutation P works on individual bits and maps bit b_i to $b_{P(i)}, i \in \{0, 1, ..., n-1\}$. The different permutations for GIFT-64 and GIFT-128 can be expressed by:

$$P_{64}(i) = 4 \left\lfloor \frac{i}{16} \right\rfloor + 16 \left(\left(3 \left\lfloor \frac{i \mod 16}{4} \right\rfloor + (i \mod 4) \mod 4 \right) + (i \mod 4) \right)$$

$$P_{128}(i) = 4 \left\lfloor \frac{i}{16} \right\rfloor + 32 \left(\left(3 \left\lfloor \frac{i \mod 16}{4} \right\rfloor + (i \mod 4) \right) \mod 4 \right) + (i \mod 4)$$

Round key addition

The last step of each round consists in XORing a round key R_i to the cipher state. The new cipher state s_{i+1} after each full round is therefore given by

$$s_{i+1} = P(S(s_i)) \oplus R_i$$

Round key extraction and key schedule

Round key extraction differs for GIFT-64 and GIFT-128. Let $K = k7||k6|| \dots ||k0||$ denote the 128-bit key state.

GIFT-64 . We extract two 16-bit words $U||V=k_1||k_0$ from the key state. u_i and v_i are XORed to r_{4i+1} and r_{4i} of the round key R respectively.

GIFT-128 . We extract two 32-bit words $U||V=k_5||k4||k1||k_0$ from the key state. u_i and v_i are XORed to r_{4i+2} and b_{4i+1} of the round key R respectively.

In both cases, we additionally XOR a round constant $C = c_5c_4c_3c_2c_1c_0$ to bit positions n - 1, 23, 19, 15, 11, 7, 3. The round constants are generated using a 6-bit affine linear-feedback shift register and have the following values:

	Constants
1 - 16	01,03,07,0F,1F,3E,3D,3B,37,2F,1E,3C,39,33,27,0E
17 - 32	1D,3A,35,2B,16,2C,18,30,21,02,05,0B,17,2E,1C,38
33 - 48	31,23,06,0D,1B,36,2D,1A,34,29,12,24,08,11,22,04

The key state is then updated by setting $k_1 \leftarrow k_1 \gg 2$, $k_0 \leftarrow k_0 \gg 12$ and rotating the new state 32 bits to the right:

$$k_7||k_6||\dots||k_1||k_0 \leftarrow k_1 \gg 2||k_0 \gg 12||k_7||k_6||\dots||k_3||k_2$$

1.2.2 Camellia

1.3 The ARMv8 platform

With small devices, embedded processors and ASICs becoming ever more ubiquitous and essential in areas like medicine or automotive design, the need for ...

Chapter 2

Implementation strategies

Due to the structural differences of SPN- and Feistel network-based ciphers, we shall analyze these two separately.

2.1 Strategies for SPN

Three implementation strategies for substitution-permutation networks are introduced by [2]:

- Table-based implementations
- vperm implementations
- Bitslice implementations

2.1.1 Table-based

Table-driven programming is a simple way to increase performance of operations by tabulating the results, therefore requiring only a single memory access to acquire the result. This approach is obviously limited to manageable table sizes, so while tabulating a function like the AES S-box $S_{AES}: \mathbb{F}_2^8 \to \mathbb{F}_2^8$ requires only 2^{11} space, tabulating the GIFT permutation layer $P_{GIFT}: \mathbb{F}_2^{64} \to \mathbb{F}_2^{64}$ would require 2^{70} space, which is totally unfeasible.

A common approach is to tabulate the output of each S-box, including the diffusion layer, and then XORing the results together. Let n denote the internal cipher state size and s the size of a single S-box in bits. For each S-box $S_i, i \in \{0, \dots, \frac{n}{s}\}$, we can construct a mapping $T_i : \mathbb{F}_2^s \to \mathbb{F}_2^n$ representing substitution with subsequent permutation of that single S-box. The cipher state before round key addition is then given by $\bigoplus_{i=0}^{\frac{n}{s}-1} T_i(m_i)$ for each s-bit message chunk m_i . This approach requires space of $\frac{n}{s}|\mathbb{F}_2^s|n = \frac{n^2 2^s}{s}$ bits, which, for GIFT-64, results in a manageable size of $\frac{64^2 2^4}{4} = 2^{14}$ bits which equals 16 KiB.

Constructing the tables

For GIFT-64, table construction is relatively straightforward and can be done as follows:

Listing 2.1: Table construction algorithm

```
tables <- [][]
for sbox_index from 0 to 15 do
for sbox_input from 0 to 15 do
output <- sbox(sbox_input)
output <- permute(output << (4 * sbox_index))
tables[sbox_index][sbox_input] <- output</pre>
```

Implementing this algorithm gives us the following table representing the first and second S-box.

x	$T_0(x)$	$T_1(x)$	
0x0	0x1	0x10000000000000	
0x1	0x8000000020000	0x800000002	
0x2	0x400000000	0x40000	
0x3	0x8000400000000	0x800040000	
0x4	0x400020000	0x40002	
0x5	0x8000400020001	0x1000800040002	
0x6	0x20001	0x10000000000000	
0x7	0x80000000000001	0x1000800000000	
0x8	0x20000	0x2	
0x9	0x8000400000001	0x1000800040000	
0xa	0x8000000020001	0x1000800000002	
0xb	0x400020001	0x1000000040002	
0xc	0x400000001	0x1000000040000	
0xd	0x0	0x0	
0xe	0x80000000000000	0x800000000	
0xf	0x8000400020000	0x800040002	

The tables for GIFT-128 can be generated in a similar way by looping through all 32 S-boxes instead of 16 on line 3.

2.1.2 Using vperm

Nowadays, most instructions set architectures support single-instruction, multiple-data processing. The idea of such an SIMD system is to work on multiple data stored in vectors at once to speed up calculations. For A64, two types of vector processing are available:

- 1. Advanced SIMD, known as NEON
- 2. Scalable Vector Extension (SVE)

We will take a look at NEON as this is the type of vector processing supported by the Cortex-A73 processor.

ARM Neon

The register file of the NEON unit is made up of 32 quad-word (128-bit) registers V[0-31], each extending the standard 64-bit floating-point registers D[0-31]. These registers are divided into equally sized lanes on which the vector instructions operate. Valid ways to interpret for example the register V0 are:




Figure 2.1: Divisions of the V0 register

NEON instructions interpret their operands' layouts (i.e. lane count and width) through the use of suffixes such as .4S or .8H. For example, adding

eight 16-bit halfwords from register V1 and V2 together and storing the result in V0 can be done as follows:




Figure 2.2: Addition of two vector registers

The plenitude of different processing instructions allow flexible ways to further speed up algorithms having reached their optimizational limit on non-SIMD platforms. vperm, a general term standing for vector permute, is a common instruction on SIMD machines. Called TBL on NEON, it is used for parallel table lookups and arbitrary permutations. It takes two inputs to perform a lanewise lookup:

- 1. A register with lookup values
- 2. One or more registers containing data

S-box lookup

This instruction can be used to implement S-box lookup of all 16 S-boxes in a single instruction. We do this by packing our 64-bit cipher state $s = s_{15}||s_{14}||\dots||s_0$ into a vector register V_0 . Because we can only operate on whole bytes, we put each 4-bit S-box into an 8-bit lane which neatly fits into the 128-bit registers. We then put the S-box itself into register V_1 which will be used as the data register for the table lookup.

The confusion layer can now be performed through one TBL instruction:




Figure 2.3: Performing the S-Box lookup in parallel

2.1.3 Bitslicing

Bitslicing refers to the technique of splitting up n bits into m slices to achieve a more efficient representation to operate on. The structure of GIFT naturally offers possibilities for bitslicing. We split the cipher state bits $b_{63}b_{62}...b_0$ into four slices $S_i, i \in \{0, 1, 2, 3\}$ such that the i-th slice contains all i-th bits of the individual S-boxes. This is equivalent to transposing the bit matrix.

$$S = \begin{bmatrix} S_0 \\ S_1 \\ S_2 \\ S_3 \end{bmatrix} = \begin{bmatrix} b_{60}b_{56}b_{52}\dots b_0 \\ b_{61}b_{57}b_{53}\dots b_1 \\ b_{62}b_{58}b_{54}\dots b_2 \\ b_{63}b_{59}b_{55}\dots b_3 \end{bmatrix}$$

Parallel S-Boxes

This representation offers multiple advantages. We first note that computation of the S-box can be executed in parallel, similar to the **vperm** technique above. This can be done by finding an algorithmic way to apply the S-box which has already been proposed by the original **GIFT** authors:

$$S_{1} \leftarrow S_{1} \oplus (S_{0} \wedge S_{2})$$

$$t \leftarrow S_{0} \oplus (S_{1} \wedge S_{3})$$

$$S_{2} \leftarrow S_{2} \oplus (t \vee S_{1})$$

$$S_{0} \leftarrow S_{3} \oplus S_{2}$$

$$S_{1} \leftarrow S_{1} \oplus S_{0}$$

$$S_{0} \leftarrow \neg S_{0}$$

$$S_{2} \leftarrow S_{2} \oplus (t \wedge S_{1})$$

$$S_{3} \leftarrow t$$

This is very efficient as it only requires six XOR-, three AND and one OR operation.

An important property of the permutation is the fact that bits always stay in their slice. This means we can decompose the permutation P into four permutations P_i , $i \in \{0, 1, 2, 3\}$ and apply these permutations separately to each slice. One possible way to implement a permutation P_i in software is to mask off all bits individually, shift them to their correct position and OR them together:

$$P_i(S_i) = \bigvee_{k=0}^{15} (S_i \wedge m_i) \ll s_i$$

This approach requires 47 operations, meaning all four permutations require over 150 operations which would present a major bottleneck to the round function. We can improve on this by working on multiple message blocks at once and using the aforementioned vperm instruction to implement the bit shuffling. We then need only four instructions for the complete diffusion layer.

Using vperm for slice permutation

We cannot use the TBL instruction directly as we need to shuffle individual bits, but the smallest data we can operate on are bytes. We therefore encrypt 8n messages at once which allows us to create bytewise groupings. These messages are put into 4m registers with register R_{4i} containing S_0 , register R_{4i+1} containing S_1 and so forth. With block size BS and register size RS, the following must hold:

$$8n \cdot BS = 4m \cdot RS$$

In the case of GIFT-64 with BS = 64 and ARM NEON with RS = 128, we get

$$8n \cdot 64 = 4m \cdot 128 \Leftrightarrow n = m$$

n=m=1 would be a valid choice which yields eight messages divided into four registers. We choose n=m=2 so we can directly utilize the algorithm for bit packing presented by the original GIFT authors, although it is simple to adapt this algorithm to only four registers and eight messages by adjusting the SWAPMOVE shift and mask values.

Packing the data into bitslice format

Let a, b, \ldots, p be sixteen messages of length 64 with subscripts denoting individual bits. We first put these messages into eight SIMD registers V_0, V_1, \ldots, V_7 :

$$V_0 = b||a$$
 $V_4 = j||i$
 $V_1 = d||c$ $V_5 = l||k$
 $V_2 = f||e$ $V_6 = n||m$
 $V_3 = h||g$ $V_7 = p||o$

We then use the SWAPMOVE technique to bring the data into bitslice format. This operation operates on two registers A, B using mask M and shift value N. It swaps bits in A masked by $(M \ll N)$ with bits in B masked by M in using only three XOR-, one AND- and two shift operations.

SWAPMOVE
$$(A, B, M, N)$$
:
$$T = ((A \gg N) \oplus B) \land M$$

$$B = B \oplus T$$

$$A = A \oplus (T \ll N)$$

One caveat of this approach is the fact that NEON registers cannot be shifted in their entirety due to the fact bits are not able to cross lanes. This leads to the problem of being able to shift at most two lanes of 64 bits at once. We thus need to implement the shr(V,n) and shl(V,n) operations on our own. This can be done by first extracting the 64-bit lanes a, b out of V = b||a, shifting the lanes individually and finally shifting and ORing the crossing bits back into the other lane.

$$shl(V, n)$$
:
 $a, b = V[0], V[1]$
 $c = (a \gg (64 - n))$
 $V[0] = (a \ll n)$
 $V[1] = (b \ll n) \lor c$

The following operations group all *i*-th bits of the messages a, c, \ldots, o into bytes and puts these into the lower half of the registers $V_{i \mod 8}$. The same is done for messages b, d, \ldots, p , only differing in that the bytes are put into the upper half of the registers.

With $Ax = o_x m_x k_x j_x g_x e_x c_x a_x$ and $Bx = p_x n_x l_x i_x h_x f_x d_x b_x$ denoting byte groups, our data now has the following permutation-friendly format:

n	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
$\overline{V_0}$	B56	B48	B40	B32	B24	B16	B8	B0	A56	A48	A40	A32	A24	A16	A8	$\overline{A0}$
V_1	B57	B49	B41	B33	B25	B17	B9	B1	A57	A49	A41	A33	A25	A17	A9	A1
V_2	B58	B50	B42	B34	B26	B18	B10	B2	A58	A50	A42	A34	A26	A18	A10	A2
V_3	B59	B51	B43	B35	B27	B19	B11	B3	A59	A51	A43	A35	A27	A19	A11	A3
V_4	B60	B52	B44	B36	B28	B20	B12	B4	A60	A52	A44	A36	A28	A20	A12	A4
V_5	B61	B53	B45	B37	B29	B21	B13	B5	A61	A53	A45	A37	A29	A21	A13	A5
V_6	B62	B54	B46	B38	B30	B22	B14	B6	A62	A54	A46	A38	A30	A22	A14	A6
V_7	B63	B55	B47	B39	B31	B23	B15	B7	A63	A55	A47	A39	A31	A23	A15	A7

Although this would already work, we prefer to have only bits of the same messages in each register - otherwise the permutation would need to operate on two source registers with the added requirement of storing the pre-permutation values for the first four registers, slowing down the round function through superfluous load/stores. This transformation is trivial by use of TBL with two data source operands. The final data format we operate on is as follows:

n	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
$\overline{V_0}$	A60	A56	A52	A48	A44	A40	A36	A32	A28	A24	A20	A16	A12	A8	A4	$\overline{A0}$
V_1	A61	A57	A53	A49	A45	A41	A37	A33	A29	A25	A21	A17	A13	A9	A5	A1
V_2	A62	A58	A54	A50	A46	A42	A38	A34	A30	A26	A22	A18	A14	A10	A6	A2
V_3	A63	A59	A55	A51	A47	A43	A39	A35	A31	A27	A23	A19	A15	A11	A7	A3
V_4	B60	B56	B52	B48	B44	B40	B36	B32	B28	B24	B20	B16	B12	B8	B4	B0
V_5	B61	B57	B53	B49	B45	B41	B37	B33	B29	B25	B21	B17	B13	B9	B5	B1
V_6	B62	B58	B54	B50	B46	B42	B38	B34	B30	B26	B22	B18	B14	B10	B6	B2
V_7	B63	B59	B55	B51	B47	B43	B39	B35	B31	B27	B23	B19	B15	B11	B7	B3

We can now create permutation tables using the specification of the individual slice permutations P_i which are then applied to V_i and V_{i+4} respectively:

j	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
$P_0(j)$	0	12	8	4	1	13	9	5	2	14	10	6	3	15	11	7
$P_1(j)$	4	0	12	8	5	1	13	9	6	2	14	10	7	3	15	11
$P_2(j)$	8	4	0	12	9	5	1	13	10	6	2	14	11	7	3	15
$P_3(j)$	12	8	4	0	13	9	5	1	14	10	6	2	15	11	7	3

One thing to take note of is the original permutation values only show where a given byte should land, not which byte belongs to a certain position - i.e. for P_0 , byte 1 should land in position 12, but the byte belonging to position 1 is byte 4. Because TBL works in the latter way, we have to do some trivial rearrangements.

Assuming the correct permutation values are put into registers V_8 , V_9 , V_{10} , V_{11} , this now allows us to compute the permutation layer for all 16 blocks in only eight permutation instructions.

```
TBL V0, V0, V8
TBL V1, V1, V9
TBL V4, V4, V8
TBL V5, V5, V9
TBL V2, V2, V10
TBL V3, V3, V11
TBL V6, V6, V10
TBL V7, V7, V11
```

Round key function

In contrast to packing and unpacking of data which is only done once in the beginning and end, a round key is derived for every round, so the round key derivation function needs to be as fast as possible. A simple but naive approach for one round would be to generate a single round key, copy it 15 times and pack the resulting registers similar to how we proceed with the messages. Due to the cost of packing the messages, this is prohibitivly expensive. Because we know where each byte group ends up after packing, we can directly XOR the round key bits to the correct position. Extending these bits to bytes can then be done simply by repeatedly shifting and ORing the registers together.

2.2 Implementation

Implementations in the C programming language for the presented strategies can be found in Appendix A. Although directly writing Assembler code could result in a small performance benefit, this generally increases the work necessary by an order of magnitude for only limited results. Instruction-level optimization and in particular register allocation is left to the compiler.

2.2.1 NEON intrinsics

The header file <code><arm_neon.h></code> provides ARM-specific data and function definitions including vector data types and C functions for working with these vectors. These functions are known as NEON intrinsics [3] and give the programmer a high-level interface to most NEON instructions. Major advantages of this approach include the ease of development as the compiler takes over register allocation and load/store operations as well as performance benefits through compiler optimizations.

Standard vector data types have the format $\mathtt{uintnxm_t}$ with lane width n in bits and and lane count m. Array types of the format $\mathtt{uintnxmxc_t}$, $c \in \{2, 3, 4\}$ are also defined which are used in operations requiring multiple parameters like TBL or pairwise load/stores. Intrinsics include the operation name and lane data format as well as an optional \mathbf{q} suffix to indicate operation on a 128-bit register. Multiplying eight pairs of 16-bit numbers \mathbf{a} , \mathbf{b} for example can be done via the following:

In this case, the compiler allocates vector registers for a, b and result and assembles the intrinsic to MUL Vr.8H, Va.8H, Vb.8H. Necessary loads and stores for the result and parameters are also handled automatically. Of special interest to us are the following intrinsics, each existing in different variants with different lane widths and also array types:

Intrinsic		Description						
uint8x16_t	uint8x16_t vreinterpretq_u8_u64(uint64x2_t)							
uint64_t	vgetq_lane_u64(void)	Extract a single lane						
void	vsetq_lane_u64(uint64_t)	Insert a single lane						
uint64x2_t	vdupq_n_u64(uint64_t)	Initialize all lanes to same value						
void	vst1q_u64(uint64_t*, uint64x2_t)	Store from register to memory						
uint64x2_t	vld1q_u64(uint64_t*, uint64x2_t)	Load from memory to register						
uint8x16_t	veorq_u8(uint8x16_t, uint8x16_t)	bitwise XOR						
uint8x16_t	vandq_u8(uint8x16_t, uint8x16_t)	bitwise AND						
uint8x16_t	vorrq_u8(uint8x16_t, uint8x16_t)	bitwise OR						
uint8x16_t	vmvnq_u8(uint8x16_t)	bitwise NOT						
uint8x16_t	vqtbl2q_u8(uint8x16_t, uint8x16_t)	permutation (TBL)						

Table 2.1: Common NEON intrinsics

2.3 Strategies for Camellia

Chapter 3

Evaluation

In this chapter, we will evaluate the strategies through performance measurements and discuss advantages, disadvantages and possible use cases.

3.1 Benchmarks

Performance measurements were taken for each strategy as well as for naive reference implementations and are presented in cycles per byte (c/B) as well as constant throughput in MiB/s of the entire encryption strategy.

The AArch64 defines system registers in addition to general-purpose registers which are used for system configuration and monitoring. One of these registers is the performance monitor cycle count register PMCCNTR which counts processor clock cycles. Access from userspace is disabled by default and can be activated through a custom Linux kernel module by setting PMUSERENR.EN to 1. To minimize interference and because the cycle count register is core-local, we isolate one of the cores from the rest of the system for exclusive benchmarking use.

3.1.1 GIFT

3.1.2 Camellia

Strategy	Function	Latency (c/B)	Total throughput (MiB/s)
Naive GIFT-64	round_keys subcells	191.17 2.74	$\operatorname{throughput}$
	permute	21.96	
	encrypt	995.36	
Naive GIFT-128	round_keys	166.73	throughput
Naive OIII 120	subcells	2.72	tmougnput
	permute	61.28	
	encrypt	2786.88	
Table-driven	round_keys	190.42	throughput
rable-driven	subperm	3.88	tmougnput
	encrypt	312.97	
vperm S-box	round_keys	271.35	throughput
vper iii b-box	subcells	1.12	tmougnput
	permute	14.98	
	encrypt	761.18	
Bitsliced	round_keys	7.69	throughput
Dusinced	subcells	0.28	ımougnput
	permute	0.11	
	encrypt	21.38	

Table 3.1: Benchmarks for GIFT

Acknowledgements

I want to thank ...

Appendix A

C implementations

A.1 Implementations for SPN

A.1.1 Table-based

Listing A.1: gift_table.h

```
#ifndef GIFT_TABLE_H
2
    #define GIFT_TABLE_H
3
    #include <stdint.h>
5
    #define ROUNDS_GIFT_64 28
    void gift_64_table_generate_round_keys(uint64_t rks[restrict ROUNDS_GIFT_64],
9
                                     const uint64_t key[restrict 2]);
10
11
   uint64_t gift_64_table_subperm(const uint64_t cipher_state);
12
   // can only encrypt using table technique!
13
   uint64_t gift_64_table_encrypt(const uint64_t m, const uint64_t key[restrict 2]);
14
15
    #endif
```

Listing A.2: gift_table.c

```
#include "gift_table.h"

#include <stdlib.h>
#include <string.h>

static const int round_const[] = {
    // rounds 0-15
    0x01, 0x03, 0x07, 0x0F, 0x1F, 0x3E, 0x3D, 0x3B,
    0x37, 0x2F, 0x1E, 0x3C, 0x39, 0x33, 0x27, 0x0E,
```

```
10
           // rounds 16-31
11
           0x1D, 0x3A, 0x35, 0x2B, 0x16, 0x2C, 0x18, 0x30,
12
           0x21, 0x02, 0x05, 0x0B, 0x17, 0x2E, 0x1C, 0x38,
13
           0x31, 0x23, 0x06, 0x0D, 0x1B, 0x36, 0x2D, 0x1A,
14
15
           0x34, 0x29, 0x12, 0x24, 0x08, 0x11, 0x22, 0x04
16
   };
17
   static const uint64_t tables[16][16] = {
18
           { 0x000000000000001UL, 0x000800000020000UL, 0x0000000400000000UL, 0
19
                x000800040000000UL, 0x0000000400020000UL, 0x0008000400020001UL, 0
               x00000000000001UL, 0x00080000000001UL, 0x0000000000000UL, 0
x000800040000001UL, 0x00080000000000UL, 0x0000000400020001UL, 0
x000000040000001UL, 0x0000000000000UL, 0x0008000000000UL, 0
                x0008000400020000UL },
            { 0x00010000000000UL, 0x000000080000002UL, 0x00000000040000UL, 0
20
                x0000000800040000UL, 0x000000000040002UL, 0x0001000800040002UL, 0
                x000100000000002UL, 0x000100080000000UL, 0x0000000000000000UL, 0x000100080004000UL, 0x000100080000002UL, 0x0001000000040002UL, 0
                x000100000040000UL, 0x0000000000000UL, 0x000000080000000UL, 0
                x0000000800040002UL },
           { 0x0000000100000000UL, 0x000200000080000UL, 0x00000000000000004UL, 0
21
                x000000000080004UĹ, 0x000200000000004UĹ, 0x0002000100080004UĹ, 0
x000200010000000UL, 0x000000010008000UL, 0x000200000000000UL, 0
                x0000000100080004UL, 0x0002000100080000UL, 0x0002000100000004UL, 0
                x000000010000004UL, 0x00000000000000UL, 0x000000000080000UL, 0
                x0002000000080004UL },
            { 0x000000000010000UL, 0x000000020000008UL, 0x000400000000000UL, 0
22
                x000400000000008UL, 0x000400020000000UL, 0x0004000200010008UL, 0
                x0000000200010000UL, 0x000000000010008UL, 0x000000020000000UL, 0
                x0004000200000008UL },
            { 0x000000000000010UL, 0x00800000020000UL, 0x000000400000000UL. 0
23
                x0080004000000000UL, 0x000000400020000UL, 0x0080004000200010UL, 0
                x000000000200010UL, 0x00800000000010UL, 0x000000000200000UL, 0
x008000400000010UL, 0x008000000200010UL, 0x0000004000200010UL, 0
                x000000400000010UL, 0x0000000000000UL, 0x00800000000000UL, 0
                x0080004000200000UL },
24
            { 0x001000000000000UL, 0x000000800000020UL, 0x00000000040000UL, 0
                x0000008000400000UL, 0x000000000400020UL, 0x0010008000400020UL, 0
                x001000000400000UL, 0x00000000000000UL, 0x00000080000000UL, 0
                x0000008000400020UL },
            { 0x000000100000000UL, 0x00200000080000UL, 0x000000000000040UL, 0
25
                x0000000000800040UL, 0x002000000000040UL, 0x0020001000800040UL, 0
                x002000100000000UL, 0x000000100080000UL, 0x00200000000000UL, 0
                x0000001000800040UL, 0x0020001000800000UL, 0x0020001000000040UL, 0
                x000000100000040UL, 0x00000000000000UL, 0x000000000800000UL, 0
                x0020000000800040UL },
26
            x004000000000080UL, 0x00400020000000UL, 0x0040002000100080UL, 0
                x0000002000100000UL, 0x000000000100080UL, 0x000000200000000UL, 0
                x004000000100080UL, 0x0000002000100080UL, 0x0040002000100000UL, 0
                x0040002000000080UL },
```

```
{ 0x00000000000000000000L, 0x0800000002000000UL, 0x0000040000000000UL, 0
27
                x080004000000000UL, 0x000004000200000UL, 0x0800040002000100UL, 0
               x0000000002000100UL, 0x08000000000100UL, 0x0000000000200000UL, 0
x080004000000100UL, 0x08000000000000UL, 0x0000040002000100UL, 0
x000004000000100UL, 0x000000000000UL, 0x080000000000UL, 0
                x0800040002000000UL },
            { 0x010000000000000UL, 0x00000800000020UL, 0x0000000004000000UL, 0
28
                x0000080004000000UL, 0x000000004000200UL, 0x0100080004000200UL, 0
                x010000000000200UL, 0x01000800000000UL, 0x000000000000200UL, 0
               x0100080004000000UL, 0x010008000000200UL, 0x0100000004000200UL, 0
                x010000000400000UL, 0x0000000000000UL, 0x00000800000000UL, 0
                x0000080004000200UL },
            29
                x0000000008000400UL, 0x020000000000400UL, 0x0200010008000400UL, 0
                x020001000000000UL, 0x000001000800000UL, 0x020000000000000UL, 0
                x0000010008000400UL, 0x020001000800000UL, 0x0200010000000400UL, 0
                x000001000000400UL, 0x0000000000000UL, 0x000000000800000UL, 0
                x0200000008000400UL },
30
            { 0x000000001000000UL, 0x000002000000800UL, 0x040000000000000UL, 0
                x0400000000000800UL, 0x04000200000000UL, 0x0400020001000800UL, 0
                x0000020001000000UL, 0x000000001000800UL, 0x0000020000000000UL, 0
               x0400020000000800UL },
            { 0x00000000001000UL, 0x80000002000000UL, 0x000040000000000UL, 0
31
                x800040000000000UL, 0x000040002000000UL, 0x8000400020001000UL, 0
                x0000000020001000UL, 0x800000000001000UL, 0x0000000020000000UL, 0
               x800040000001000UL, 0x8000000020001000UL, 0x0000400020001000UL, 0x000004000000000UL, 0x80000000000UL, 0
               x8000400020000000UL },
32
            { 0x100000000000000UL, 0x00008000000200UL, 0x000000004000000UL, 0
                x0000800040000000UL, 0x0000000040002000UL, 0x1000800040002000UL, 0
               x1000000000002000UL, 0x1000800000000UL, 0x000000000002000UL, 0x10008000400000UL, 0x100080000002000UL, 0x1000000040002000UL, 0
                x100000004000000UL, 0x0000000000000UL, 0x0000800000000UL, 0
                x0000800040002000UL },
33
            { 0x000010000000000UL, 0x200000008000000UL, 0x000000000004000UL, 0
                x0000000080004000UL, 0x2000000000004000UL, 0x2000100080004000UL, 0
                x20001000000000UL, 0x000010008000000UL, 0x200000000000000UL, 0
                x0000100080004000UL, 0x200010008000000UL, 0x2000100000004000UL, 0
                x000010000004000UL, 0x0000000000000UL, 0x000000008000000UL, 0
                x2000000080004000UL },
            { 0x000000010000000UL, 0x000020000008000UL, 0x4000000000000000UL, 0
34
                x4000000000008000UL, 0x40002000000000UL, 0x4000200010008000UL, 0
                x0000200010000000UL, 0x000000010008000UL, 0x000020000000000UL, 0
               x4000200000008000UL }
   };
35
36
37
   void gift_64_table_generate_round_keys(uint64_t rks[restrict ROUNDS_GIFT_64],
38
                                          const uint64 t key[restrict 2])
39
40
           uint64_t key_state[] = {key[0], key[1]};
           for (int round = 0; round < ROUNDS_GIFT_64; round++) {</pre>
41
                   int v = (key_state[0] >> 0 ) & 0xffff;
42
                   int u = (key_state[0] >> 16) & 0xffff;
43
```

```
44
45
                     // add round key (RK=U||V)
                     rks[round] = 0UL;
46
47
                     for (size_t i = 0; i < 16; i++) {</pre>
                              int key_bit_v = (v >> i) & 0x1;
48
                              int key_bit_u = (u >> i) & 0x1;
49
                              rks[round] ^= (uint64_t)key_bit_v << (i * 4 + 0);
50
51
                              rks[round] ^= (uint64_t)key_bit_u << (i * 4 + 1);
52
53
                     // add single bit
54
                     rks[round] ^= 1UL << 63;
55
56
57
                     // add round constants
58
                     rks[round] ^= ((round_const[round] >> 0) & 0x1) << 3;
                     rks[round] ^= ((round_const[round] >> 1) & 0x1) << 7;</pre>
59
                      rks[round] ^= ((round_const[round] >> 2) & 0x1) << 11;
60
61
                     rks[round] ^= ((round_const[round] >> 3) & 0x1) << 15;
                     rks[round] ^= ((round_const[round] >> 4) & 0x1) << 19;
62
                     rks[round] ^= ((round_const[round] >> 5) & 0x1) << 23;
63
64
65
                     // update key state
                     int k0 = (key_state[0] >> 0 ) & 0xffffUL;
66
                     int k1 = (key_state[0] >> 16) & 0xffffUL;
67
                     k0 = (k0 >> 12) | ((k0 \& 0xfff) << 4);
68
69
                     k1 = (k1 >> 2) | ((k1 \& 0x3) << 14);
70
                     key_state[0] >>= 32;
71
                     key_state[0] |= (key_state[1] & 0xffffffffUL) << 32;</pre>
72
                     key_state[1] >>= 32;
73
                     key_state[1] |= ((uint64_t)k0 << 32) | ((uint64_t)k1 << 48);</pre>
74
             }
75
76
    uint64_t gift_64_table_subperm(const uint64_t cipher_state)
77
78
    {
79
             uint64_t new_cipher_state = 0;
80
81
             for (size_t i = 0; i < 16; i++) {</pre>
                     int nibble = (cipher_state >> (i * 4)) & 0xf;
82
83
                     new_cipher_state ^= tables[i][nibble];
84
             }
85
86
             return new_cipher_state;
87
89
    uint64_t gift_64_table_encrypt(const uint64_t m, const uint64_t key[restrict 2])
90
    {
91
             uint64_t c = m;
92
93
             // generate round keys
94
             uint64_t rks[ROUNDS_GIFT_64];
95
             gift_64_table_generate_round_keys(rks, key);
96
97
             // round loop
             for (int round = 0; round < ROUNDS_GIFT_64; round++) {</pre>
98
99
                     c = gift_64_table_subperm(c);
                     c ^= rks[round];
100
```

```
101 | }
102 |
103 | return c;
104 |}
```

A.1.2 Using vperm

Listing A.3: gift_vec_sbox.h

```
#ifndef GIFT_VEC_SBOX_H
2
    #define GIFT_VEC_SBOX_H
3
4
    #include <stdint.h>
5
    #include <arm_neon.h>
    #define ROUNDS_GIFT_64 28
7
8
    // expose for benchmarking
9
10
   uint8x16_t gift_64_vec_sbox_subcells(const uint8x16_t cipher_state);
   uint8x16_t gift_64_vec_sbox_subcells_inv(const uint8x16_t cipher_state);
11
   uint8x16_t gift_64_vec_sbox_permute(const uint8x16_t cipher_state);
13
   uint8x16_t gift_64_vec_sbox_permute_inv(const uint8x16_t cipher_state);
               gift_64_vec_sbox_generate_round_keys(uint8x16_t rks[ROUNDS_GIFT_64],
14
15
                                                     const uint64_t key[2]);
16
17
    // construct tables
   void gift_64_vec_sbox_init(void);
18
19
   uint64_t gift_64_vec_sbox_encrypt(const uint64_t m, const uint64_t key[2]);
20
21
   uint64_t gift_64_vec_sbox_decrypt(const uint64_t c, const uint64_t key[2]);
22
    #endif
```

Listing A.4: gift_vec_sbox.c

```
#include "gift_vec_sbox.h"
2
3
    #include <stdint.h>
4
    #include <arm_neon.h>
5
    #include <string.h>
7
    static uint64_t sbox_vec_u64[2] = {
8
            0x09030f060c040a01UL, 0x0e080005070b0d02UL
9
10
    static uint64_t sbox_vec_inv_u64[2] = {
11
    0x0b040c020608000dUL, 0x050f09030a01070eUL
12
13
14
15
    static uint8x16_t sbox_vec;
16
   static uint8x16_t sbox_vec_inv;
17
   #define U64_T0_V128(V,M)\
```

```
V = vsetq_lane_u64(\
19
20
            (uint64_t)((M >> 4 * 0) & 0xf) << 8 * 0 |
            (uint64_t)((M >> 4 * 1) & 0xf) << 8 * 1 |\
21
22
            (uint64_t)((M >> 4 * 2) & 0xf) << 8 * 2
23
            (uint64_t)((M >> 4 * 3) & 0xf) << 8 * 3 |
24
            (uint64_t)((M >> 4 * 4) & 0xf) << 8 * 4 |
25
            (uint64_t)((M >> 4 * 5) & 0xf) << 8 * 5 |
            (uint64_t)((M >> 4 * 6) & 0xf) << 8 * 6 |\
26
27
            (uint64_t)((M >> 4 * 7) & 0xf) << 8 * 7, 
28
            V, 0);\
29
            V = vsetq_lane_u64(\
30
            (uint64_t)((M >> 4 * 8) & 0xf) << 8 * 0 |
31
            (uint64_t)((M >> 4 * 9) & 0xf) << 8 * 1 | 
32
            (uint64_t)((M >> 4 * 10) & 0xf) << 8 * 2 |\
            (uint64_t)((M >> 4 * 11) & 0xf) << 8 * 3 |
33
            (uint64_t)((M >> 4 * 12) & 0xf) << 8 * 4 |
34
            (uint64_t)((M >> 4 * 13) & 0xf) << 8 * 5 |\
35
36
            (uint64_t)((M >> 4 * 14) & 0xf) << 8 * 6 |\
37
            (uint64_t)((M >> 4 * 15) & 0xf) << 8 * 7, 
38
            V, 1);
39
40
    static const size_t perm_64[] = {
            0, 17, 34, 51, 48, 1, 18, 35, 32, 49, 2, 19, 16, 33, 50, 3, 4, 21, 38, 55, 52, 5, 22, 39, 36, 53, 6, 23, 20, 37, 54, 7,
41
42
43
            8, 25, 42, 59, 56, 9, 26, 43, 40, 57, 10, 27, 24, 41, 58, 11,
44
            12, 29, 46, 63, 60, 13, 30, 47, 44, 61, 14, 31, 28, 45, 62, 15
45
   };
46
47
    static const size_t perm_64_inv[] = {
48
            0, 5, 10, 15, 16, 21, 26, 31, 32, 37, 42, 47, 48, 53, 58, 63,
49
            12, 1, 6, 11, 28, 17, 22, 27, 44, 33, 38, 43, 60, 49, 54, 59,
50
            8, 13, 2, 7, 24, 29, 18, 23, 40, 45, 34, 39, 56, 61, 50, 55,
51
            4, 9, 14, 3, 20, 25, 30, 19, 36, 41, 46, 35, 52, 57, 62, 51
    };
52
53
54
    static const int round_const[] = {
55
            // rounds 0-15
56
            0x01, 0x03, 0x07, 0x0F, 0x1F, 0x3E, 0x3D, 0x3B, 0x37, 0x2F, 0x1E, 0x3C, 0
                x39, 0x33, 0x27, 0x0E,
57
            // rounds 16-31
            0x1D, 0x3A, 0x35, 0x2B, 0x16, 0x2C, 0x18, 0x30, 0x21, 0x02, 0x05, 0x0B, 0
58
                 x17, 0x2E, 0x1C, 0x38,
59
            // rounds 32-47
60
            0x31, 0x23, 0x06, 0x0D, 0x1B, 0x36, 0x2D, 0x1A, 0x34, 0x29, 0x12, 0x24, 0
                x08, 0x11, 0x22, 0x04
61
62
63
   uint8x16_t gift_64_vec_sbox_subcells(const uint8x16_t cipher_state)
64
   {
65
            return vqtbl1q_u8(sbox_vec, cipher_state);
66
67
68
   uint8x16_t gift_64_vec_sbox_subcells_inv(const uint8x16_t cipher_state)
69
70
            return vqtbl1q_u8(sbox_vec_inv, cipher_state);
71
   }
72
```

```
|uint8x16_t gift_64_vec_sbox_permute(const uint8x16_t cipher_state)
 74
 75
              // collect into 64-bit register (faster)
 76
              uint64_t new_cipher_state = 0UL;
 77
 78
              // S-box 0-7
 79
              uint64_t boxes[2];
 80
              vst1q_u64(boxes, cipher_state);
 81
              for (size_t box = 0; box < 8; box++) {</pre>
                      for (size_t i = 0; i < 4; i++) {</pre>
 82
                               int bit = (boxes[0] >> (box * 8 + i)) & 0x1;
 83
                               new_cipher_state |= (uint64_t)bit << perm_64[box * 4 + i</pre>
 84
                                    ];
 85
                      }
 86
 87
              // S-box 8-15
 88
 89
              for (size_t box = 0; box < 8; box++) {</pre>
                      for (size_t i = 0; i < 4; i++) {
 90
 91
                               int bit = (boxes[1] >> (box * 8 + i)) & 0x1;
 92
                               new_cipher_state |= (uint64_t)bit << perm_64[(box + 8) *</pre>
                                    4 + i];
 93
                      }
 94
 95
 96
              uint8x16_t ret;
 97
              U64_T0_V128(ret, new_cipher_state);
 98
 99
              return ret;
100
     }
101
102
     uint8x16_t gift_64_vec_sbox_permute_inv(const uint8x16_t cipher_state)
103
     {
104
              // collect into 64-bit register (faster)
105
              uint64_t new_cipher_state = 0;
106
107
              // S-box 0-7
108
              uint64_t boxes = vgetq_lane_u64(cipher_state, 0);
109
              for (size_t box = 0; box < 8; box++) {</pre>
110
                      for (size_t i = 0; i < 4; i++) {</pre>
                               int bit = (boxes >> (box * 8 + i)) & 0x1;
111
                               new_cipher_state |= (uint64_t)bit << perm_64_inv[box * 4</pre>
112
                                    + i];
113
                      }
114
115
116
              // S-box 8-15
117
              boxes = vgetq_lane_u64(cipher_state, 1);
              for (size_t box = 0; box < 8; box++) {</pre>
118
119
                      for (size_t i = 0; i < 4; i++) {</pre>
                               int bit = (boxes >> (box * 8 + i)) & 0x1;
120
121
                               new_cipher_state |= (uint64_t)bit << perm_64_inv[(box +</pre>
                                    8) * 4 + i];
122
                      }
123
124
              uint8x16_t ret;
125
```

```
126
              U64_T0_V128(ret, new_cipher_state);
127
128
              return ret;
129
130
131
     void gift_64_vec_sbox_generate_round_keys(uint8x16_t rks[ROUNDS_GIFT_64],
132
                                                   const uint64_t key[2])
133
134
              uint64_t key_state[] = {key[0], key[1]};
              for (int round = 0; round < ROUNDS_GIFT_64; round++) {</pre>
135
                      int v = (key_state[0] >> 0 ) & 0xffff;
136
137
                      int u = (key_state[0] >> 16) & 0xffff;
138
139
                      // add round key (RK=U||V)
140
                      uint64_t round_key = 0UL;
                      for (size_t i = 0; i < 16; i++) {</pre>
141
                               int key_bit_v = (v >> i) & 0x1;
int key_bit_u = (u >> i) & 0x1;
142
143
144
                               round_key ^= (uint64_t)key_bit_v << (i * 4 + 0);
                               round_key ^= (uint64_t)key_bit_u << (i * 4 + 1);
145
146
                      }
147
148
                      // add single bit
                      round_key ^= 1UL << 63;
149
150
151
                      // add round constants
152
                      round_key ^= ((round_const[round] >> 0) & 0x1) << 3;</pre>
                      round_key ^= ((round_const[round] >> 1) & 0x1) << 7;</pre>
153
                       round_key ^= ((round_const[round] >> 2) & 0x1) << 11;</pre>
154
                      round_key ^= ((round_const[round] >> 3) & 0x1) << 15;</pre>
155
156
                      round_key ^= ((round_const[round] >> 4) & 0x1) << 19;</pre>
                      round_key ^= ((round_const[round] >> 5) & 0x1) << 23;</pre>
157
158
                      // pack into vector register
159
160
                      U64_T0_V128(rks[round], round_key)
161
162
                       // update key state
163
                       int k0 = (key_state[0] >> 0 ) & 0xffffUL;
164
                      int k1 = (key_state[0] >> 16) & 0xffffUL;
165
                      k0 = (k0 >> 12) | ((k0 \& 0xfff) << 4);
166
                      k1 = (k1 >> 2) | ((k1 \& 0x3) << 14);
                      key_state[0] >>= 32;
167
168
                      key_state[0] |= (key_state[1] & 0xfffffffUL) << 32;</pre>
169
                      key_state[1] >>= 32;
                      key_state[1] |= ((uint64_t)k0 << 32) | ((uint64_t)k1 << 48);</pre>
170
171
              }
172
173
     void gift_64_vec_sbox_init(void)
174
175
176
              // construct sbox_vec
177
              sbox_vec = vld1q_u64(sbox_vec_u64);
178
179
              // construct sbox vec inv
180
              sbox_vec_inv = vld1q_u64(sbox_vec_inv_u64);
181
182
```

```
|uint64_t gift_64_vec_sbox_encrypt(const uint64_t m, const uint64_t key[2])
184
185
             // pack into vector register
186
             uint8x16_t c;
187
             U64_{T0_{V128}(c, m)};
188
189
             // generate round keys
190
             uint8x16_t rks[ROUNDS_GIFT_64];
191
             gift_64_vec_sbox_generate_round_keys(rks, key);
192
193
             // round loop
             for (int round = 0; round < ROUNDS_GIFT_64; round++) {</pre>
194
195
                      c = gift_64_vec_sbox_subcells(c);
196
                      c = gift_64_vec_sbox_permute(c);
197
                      c = veorq_u8(c, rks[round]);
198
199
200
             // unpack
201
             uint64_t ret = 0UL;
             ret |= (uint64_t)vgetq_lane_u8(c, 0) << 4 * 0;
202
203
             ret |= (uint64_t)vgetq_lane_u8(c, 1) << 4 * 1;
204
             ret |= (uint64_t)vgetq_lane_u8(c, 2) << 4 * 2;
205
             ret |= (uint64_t)vgetq_lane_u8(c, 3) << 4 * 3;
206
             ret |= (uint64_t)vgetq_lane_u8(c, 4) << 4 * 4;
207
             ret |= (uint64_t)vgetq_lane_u8(c, 5) << 4 * 5;
208
             ret |= (uint64_t)vgetq_lane_u8(c, 6) << 4 * 6;
209
             ret |= (uint64_t)vgetq_lane_u8(c, 7) << 4 * 7;
210
             ret |= (uint64_t)vgetq_lane_u8(c, 8) << 4 * 8;
211
             ret |= (uint64_t)vgetq_lane_u8(c, 9) << 4 * 9;
212
             ret |= (uint64_t)vgetq_lane_u8(c, 10) << 4 * 10;
213
             ret |= (uint64_t)vgetq_lane_u8(c, 11) << 4 * 11;
214
             ret |= (uint64_t)vgetq_lane_u8(c, 12) << 4 * 12;
             ret |= (uint64_t)vgetq_lane_u8(c, 13) << 4 * 13;
ret |= (uint64_t)vgetq_lane_u8(c, 14) << 4 * 14;
215
216
217
             ret |= (uint64_t)vgetq_lane_u8(c, 15) << 4 * 15;
218
219
             return ret;
220
221
    uint64_t gift_64_vec_sbox_decrypt(const uint64_t c, const uint64_t key[2])
222
223
224
             // pack into vector register
225
             uint8x16_t m;
226
             U64_{T0_{V128}(m, c)};
227
228
             // generate round keys
229
             uint8x16_t rks[ROUNDS_GIFT_64];
230
             gift_64_vec_sbox_generate_round_keys(rks, key);
231
232
             // round loop (in reverse)
             for (int round = ROUNDS_GIFT_64 - 1; round >= 0; round--) {
233
234
                      m = veorq_u8(m, rks[round]);
                      m = gift_64_vec_sbox_permute_inv(m);
235
236
                      m = gift_64_vec_sbox_subcells_inv(m);
237
238
             // unpack
239
```

```
240
             uint64 t ret = 0UL;
241
             ret |= (uint64_t)vgetq_lane_u8(m, 0) << 4 * 0;
242
             ret |= (uint64_t)vgetq_lane_u8(m, 1) << 4 * 1;
243
             ret |= (uint64_t)vgetq_lane_u8(m, 2) << 4 * 2;
             ret |= (uint64_t)vgetq_lane_u8(m, 3) << 4 * 3;
244
245
             ret |= (uint64_t)vgetq_lane_u8(m, 4) << 4 * 4;
246
             ret |= (uint64_t)vgetq_lane_u8(m, 5) << 4 * 5;
247
             ret |= (uint64_t)vgetq_lane_u8(m, 6) << 4 * 6;
248
             ret |= (uint64_t)vgetq_lane_u8(m, 7) << 4 * 7;
             ret |= (uint64_t)vgetq_lane_u8(m, 8) << 4 * 8;
249
             ret |= (uint64_t)vgetq_lane_u8(m, 9) << 4 * 9;
250
             ret |= (uint64_t)vgetq_lane_u8(m, 10) << 4 * 10;
251
252
             ret |= (uint64_t)vgetq_lane_u8(m, 11) << 4 * 11;
253
             ret |= (uint64_t)vgetq_lane_u8(m, 12) << 4 * 12;
254
             ret |= (uint64_t)vgetq_lane_u8(m, 13) << 4 * 13;
             ret |= (uint64_t)vgetq_lane_u8(m, 14) << 4 * 14;
255
256
             ret |= (uint64_t)vgetq_lane_u8(m, 15) << 4 * 15;
257
258
             return ret;
259
```

A.1.3 Bitslicing

Listing A.5: gift_vec_sliced.h

```
#ifndef GIFT_VEC_SLICED_H
    #define GIFT_VEC_SLICED_H
2
3
    #include <stdint.h>
4
5
    #include <arm_neon.h>
6
7
    #define ROUNDS_GIFT_64 28
    // expose for benchmarking
9
10
   uint8x16_t shl(uint8x16_t v, int n);
11
    uint8x16_t shr(uint8x16_t v, int n);
    void gift_64_vec_sliced_swapmove(uint8x16_t *restrict a, uint8x16_t *restrict b,
        uint8x16_t m, int n);
    void gift_64_vec_sliced_bits_pack(uint8x16x4_t m[restrict 2]);
13
    void gift_64_vec_sliced_bits_unpack(uint8x16x4_t m[restrict 2]);
14
15
16
    void gift_64_vec_sliced_subcells(uint8x16x4_t cipher_state[restrict 2]);
17
    void gift_64_vec_sliced_subcells_inv(uint8x16x4_t cipher_state[restrict 2]);
    void gift_64_vec_sliced_permute(uint8x16x4_t cipher_state[restrict 2]);
18
    void gift_64_vec_sliced_permute_inv(uint8x16x4_t cipher_state[2]);
19
    void gift_64_vec_sliced_generate_round_keys(uint8x16x4_t rks[restrict
        ROUNDS_GIFT_64][2],
21
                                                 const uint64_t key[restrict 2]);
22
    void gift_64_vec_sliced_init(void);
24
25
    void gift_64_vec_sliced_encrypt(uint64_t c[restrict 16],
26
                                    const uint64_t m[restrict 16]
27
                                    const uint64_t key[restrict 2]);
```

Listing A.6: gift_vec_sliced.c

```
#include "gift_vec_sliced.h"
 2
 3
    #include <stddef.h>
    #include <stdio.h>
 4
    #include <string.h>
 5
7
    static uint64_t pack_shf_u64[4] = {
             0x1303120211011000UL, 0x1707160615051404UL, // S0/S1/S2/S3
8
9
             0x1b0b1a0a19091808UL, 0x1f0f1e0e1d0d1c0cUL, // S4/S5/S6/S7
10
    };
11
    static uint64_t pack_shf_inv_u64[4] = {
12
13
              \texttt{0x0e0c0a0806040200UL, 0x1e1c1a1816141210UL, // S0/S1/S2/S3} \\
             0x0f0d0b0907050301UL, 0x1f1d1b1917151311UL, // S4/S5/S6/S7
14
15
    };
16
    static uint64_t perm_u64[8] = {
17
             0x0f0b07030c080400UL, 0x0d0905010e0a0602UL, // S0/S4
0x0c0804000d090501UL, 0x0e0a06020f0b0703UL, // S1/S5
18
19
20
             0x0d0905010e0a0602UL, 0x0f0b07030c080400UL, // S2/S6
             0x0e0a06020f0b0703UL, 0x0c0804000d090501UL // S3/S7
21
22
    };
23
24
    static uint64_t perm_inv_u64[8] = {
             0x05090d0104080c00UL, 0x070b0f03060a0e02UL, // S0/S4
26
27
             0 \times 090 d0 1050 80 c0004 UL, 0 \times 0b0 f0 3070 a0 e0 206 UL, // S1/S5
             0x0d0105090c000408UL, 0x0f03070b0e02060aUL, // $2/$6
0x0105090d0004080cUL, 0x03070b0f02060a0eUL // $3/$7
28
29
    };
30
31
32
    static uint8x16x2_t pack_shf;
33
    static uint8x16x2_t pack_shf_inv;
    static uint8x16x4_t perm;
34
    static uint8x16x4_t perm_inv;
36
37
    static uint8x16_t pack_mask_0;
    static uint8x16_t pack_mask_1;
38
    static uint8x16_t pack_mask_2;
39
40
41
    static const int round_const[] = {
42
             // rounds 0-15
             0x01, 0x03, 0x07, 0x0F, 0x1F, 0x3E, 0x3D, 0x3B, 0x37, 0x2F, 0x1E, 0x3C, 0
43
                  x39, 0x33, 0x27, 0x0E,
44
             // rounds 16-31
             0x1D, 0x3A, 0x35, 0x2B, 0x16, 0x2C, 0x18, 0x30, 0x21, 0x02, 0x05, 0x0B, 0
45
                  x17, 0x2E, 0x1C, 0x38,
46
             // rounds 32-47
```

```
0x31, 0x23, 0x06, 0x0D, 0x1B, 0x36, 0x2D, 0x1A, 0x34, 0x29, 0x12, 0x24, 0
47
               x08, 0x11, 0x22, 0x04
48
    };
49
    uint8x16_t shl(uint8x16_t v, int n)
50
51
    {
52
           uint64_t l[2];
           vst1q_u64(l, v);
53
54
           l[1] = (l[1] << n) | (l[0] >> (64 - n));
55
           l[0] <<= n;
56
           return vreinterpretq_u8_u64(vld1q_u64(l));
57
    }
58
59
    uint8x16_t shr(uint8x16_t v, int n)
60
    {
61
           uint64_t l[2];
62
           vst1q_u64(l, v);
63
           l[0] = l[0] >> n | (((l[1] << (64 - n)) >> (64 - n)) << (64 - n));
64
           l[1] >>= n;
           return vreinterpretq_u8_u64(vld1q_u64(l));
65
    }
66
67
68
    void gift 64 vec sliced swapmove(uint8x16 t *restrict a, uint8x16 t *restrict b,
        uint8x16_t m, int n)
69
    {
70
71
           uint8x16_t t = vandq_u8(veorq_u8(shr(*a, n), *b), m);
72
           *b = veorq_u8(*b, t);
73
           *a = veorq_u8(*a, shl(t, n));
74
    }
75
    void gift_64_vec_sliced_bits_pack(uint8x16x4_t m[restrict 2])
76
77
    {
           // take care not to shift mask bits out of the register
78
79
           gift_64_vec_sliced_swapmove(&m[0].val[0], &m[0].val[1], pack_mask_0, 1);
           80
81
           82
           gift_64_vec_sliced_swapmove(&m[1].val[2], &m[1].val[3], pack_mask_0, 1);
83
           gift_64_vec_sliced_swapmove(&m[0].val[0], &m[0].val[2], pack_mask_1, 2);
84
85
           gift_64_vec_sliced_swapmove(&m[0].val[1], &m[0].val[3], pack_mask_1, 2);
86
           87
           gift_64_vec_sliced_swapmove(&m[1].val[1], &m[1].val[3], pack_mask_1, 2);
88
           // make bytes (a0 b0 c0 d0 a4 b4 c4 d4 -> a0 b0 c0 d0 e0 f0 q0 h0)
89
90
           gift_64_vec_sliced_swapmove(&m[0].val[0], &m[1].val[0], pack_mask_2, 4);
91
           92
           gift_64_vec_sliced_swapmove(&m[0].val[1], &m[1].val[1], pack_mask_2, 4);
93
           gift_64_vec_sliced_swapmove(&m[0].val[3], &m[1].val[3], pack_mask_2, 4);
94
95
           // same plaintext slice bits into same register (so we only have to do
96
           // what we are doing here once instead of every round)
97
           uint8x16x2\_t pairs[4] = {
                  { .val = { m[0].val[0], m[1].val[0] }},
98
99
                  { .val = { m[0].val[1], m[1].val[1] }},
100
                  { .val = { m[0].val[2], m[1].val[2] }},
101
                  { .val = \{ m[0].val[3], m[1].val[3] \} \},
```

```
102
             };
103
104
             m[0].val[0] = vqtbl2q_u8(pairs[0], pack_shf.val[0]);
             m[0].val[1] = vqtbl2q_u8(pairs[1], pack_shf.val[0]);
105
            m[0].val[2] = vqtbl2q_u8(pairs[2], pack_shf.val[0]);
106
107
            m[0].val[3] = vqtbl2q_u8(pairs[3], pack_shf.val[0]);
108
             m[1].val[0] = vqtbl2q_u8(pairs[0], pack_shf.val[1]);
109
110
             m[1].val[1] = vqtbl2q_u8(pairs[1], pack_shf.val[1]);
            m[1].val[2] = vqtbl2q_u8(pairs[2], pack_shf.val[1]);
111
             m[1].val[3] = vqtbl2q_u8(pairs[3], pack_shf.val[1]);
112
113
    }
114
115
    void gift_64_vec_sliced_bits_unpack(uint8x16x4_t m[restrict 2])
116
117
             uint8x16x2_t pairs[4] = {
                     { .val = { m[0].val[0], m[1].val[0] }},
118
119
                     { .val = { m[0].val[1], m[1].val[1] }},
120
                     { .val = { m[0].val[2], m[1].val[2] }},
121
                     { .val = \{ m[0].val[3], m[1].val[3] \} \},
122
             };
123
124
             m[0].val[0] = vqtbl2q_u8(pairs[0], pack_shf_inv.val[0]);
            m[0].val[1] = vqtbl2q_u8(pairs[1], pack_shf_inv.val[0]);
125
126
             m[0].val[2] = vqtbl2q_u8(pairs[2], pack_shf_inv.val[0]);
127
             m[0].val[3] = vqtbl2q_u8(pairs[3], pack_shf_inv.val[0]);
128
129
             m[1].val[0] = vqtbl2q_u8(pairs[0], pack_shf_inv.val[1]);
130
            m[1].val[1] = vqtbl2q_u8(pairs[1], pack_shf_inv.val[1]);
            m[1].val[2] = vqtbl2q_u8(pairs[2], pack_shf_inv.val[1]);
131
132
             m[1].val[3] = vqtbl2q_u8(pairs[3], pack_shf_inv.val[1]);
133
134
             // take care not to shift mask bits out of the register
135
             gift_64_vec_sliced_swapmove(&m[0].val[0], &m[0].val[1], pack_mask_0, 1);
136
             gift_64_vec_sliced_swapmove(&m[0].val[2], &m[0].val[3], pack_mask_0, 1);
137
             \label{linear_state} gift\_64\_vec\_sliced\_swapmove(\&m[1].val[0], \&m[1].val[1], pack\_mask\_0, 1);
138
             gift_64_vec_sliced_swapmove(&m[1].val[2], &m[1].val[3], pack_mask_0, 1);
139
             gift_64_vec_sliced_swapmove(&m[0].val[0], &m[0].val[2], pack_mask_1, 2);
140
141
             gift_64_vec_sliced_swapmove(&m[0].val[1], &m[0].val[3], pack_mask_1, 2);
             \label{linear_state} gift\_64\_vec\_sliced\_swapmove(\&m[1].val[0], \&m[1].val[2], pack\_mask\_1, 2);
142
143
             gift_64_vec_sliced_swapmove(&m[1].val[1], &m[1].val[3], pack_mask_1, 2);
144
145
             // make bytes (a0 b0 c0 d0 a4 b4 c4 d4 -> a0 b0 c0 d0 e0 f0 g0 h0)
             gift_64_vec_sliced_swapmove(&m[0].val[0], &m[1].val[0], pack_mask_2, 4);
146
             gift_64_vec_sliced_swapmove(&m[0].val[2], &m[1].val[2], pack_mask_2, 4);
147
148
             149
             gift_64_vec_sliced_swapmove(&m[0].val[3], &m[1].val[3], pack_mask_2, 4);
150
151
152
    void gift_64_vec_sliced_subcells(uint8x16x4_t cs[restrict 2])
153
154
             cs[0].val[1] = veorq_u8(cs[0].val[1],
155
                                     vandq_u8(cs[0].val[0], cs[0].val[2]));
156
             uint8x16_t t = veorq_u8(cs[0].val[0],
                                     vandq_u8(cs[0].val[1], cs[0].val[3]));
157
158
             cs[0].val[2] = veorq_u8(cs[0].val[2], vorrq_u8(t, cs[0].val[1]));
```

```
159
             cs[0].val[0] = veorq_u8(cs[0].val[3], cs[0].val[2]);
160
             cs[0].val[1] = veorq_u8(cs[0].val[1], cs[0].val[0]);
161
             cs[0].val[0] = vmvnq_u8(cs[0].val[0]);
162
             cs[0].val[2] = veorq_u8(cs[0].val[2], vandq_u8(t, cs[0].val[1]));
163
             cs[0].val[3] = t;
164
165
             cs[1].val[1] = veorq_u8(cs[1].val[1],
                                      vandq_u8(cs[1].val[0], cs[1].val[2]));
166
167
                          = veorq_u8(cs[1].val[0].
168
                                      vandq_u8(cs[1].val[1], cs[1].val[3]));
169
             cs[1].val[2] = veorq_u8(cs[1].val[2], vorrq_u8(t, cs[1].val[1]));
170
             cs[1].val[0] = veorq_u8(cs[1].val[3], cs[1].val[2]);
             cs[1].val[1] = veorq_u8(cs[1].val[1], cs[1].val[0]);
171
172
             cs[1].val[0] = vmvnq_u8(cs[1].val[0]);
173
             cs[1].val[2] = veorq_u8(cs[1].val[2], vandq_u8(t, cs[1].val[1]));
174
             cs[1].val[3] = t;
175
176
177
    void gift_64_vec_sliced_subcells_inv(uint8x16x4_t cs[restrict 2])
178
179
             uint8x16_t t = cs[0].val[3];
180
             cs[0].val[2] = veorq_u8(cs[0].val[2], vandq_u8(t, cs[0].val[1]));
181
             cs[0].val[0] = vmvnq_u8(cs[0].val[0]);
182
             cs[0].val[1] = veorq_u8(cs[0].val[1], cs[0].val[0]);
             cs[0].val[3] = veorq_u8(cs[0].val[0], cs[0].val[2]);
183
184
             cs[0].val[2] = veorq_u8(cs[0].val[2], vorrq_u8(t, cs[0].val[1]));
185
             cs[0].val[0] = veorq_u8(t, vandq_u8(cs[0].val[1], cs[0].val[3]));
186
             cs[0].val[1] = veorq_u8(cs[0].val[1],
187
                                      vandq_u8(cs[0].val[0], cs[0].val[2]));
188
189
                          = cs[1].val[3];
190
             cs[1].val[2] = veorq_u8(cs[1].val[2], vandq_u8(t, cs[1].val[1]));
191
             cs[1].val[0] = vmvnq_u8(cs[1].val[0]);
             cs[1].val[1] = veorq_u8(cs[1].val[1], cs[1].val[0]);
192
193
             cs[1].val[3] = veorq_u8(cs[1].val[0], cs[1].val[2]);
194
             cs[1].val[2] = veorq_u8(cs[1].val[2], vorrq_u8(t, cs[1].val[1]));
195
             cs[1].val[0] = veorq_u8(t, vandq_u8(cs[1].val[1], cs[1].val[3]));
196
             cs[1].val[1] = veorq_u8(cs[1].val[1])
197
                                      vandq_u8(cs[1].val[0], cs[1].val[2]));
198
199
200
    void gift_64_vec_sliced_permute(uint8x16x4_t cs[restrict 2])
201
             cs[0].val[0] = vqtbl1q_u8(cs[0].val[0], perm.val[0]);
202
             cs[0].val[1] = vqtbl1q_u8(cs[0].val[1], perm.val[1]);
203
204
             cs[0].val[2] = vqtbl1q_u8(cs[0].val[2], perm.val[2]);
205
             cs[0].val[3] = vqtbl1q_u8(cs[0].val[3], perm.val[3]);
206
             cs[1].val[0] = vqtbl1q_u8(cs[1].val[0], perm.val[0]);
207
             cs[1].val[1] = vqtbl1q_u8(cs[1].val[1], perm.val[1]);
208
209
             cs[1].val[2] = vqtbl1q_u8(cs[1].val[2], perm.val[2]);
210
             cs[1].val[3] = vqtbl1q_u8(cs[1].val[3], perm.val[3]);
211
212
213
    void gift_64_vec_sliced_permute_inv(uint8x16x4_t cs[restrict 2])
214
    {
215
             cs[0].val[0] = vqtbl1q_u8(cs[0].val[0], perm_inv.val[0]);
```

```
216
             cs[0].val[1] = vqtbl1q_u8(cs[0].val[1], perm_inv.val[1]);
217
             cs[0].val[2] = vqtbl1q_u8(cs[0].val[2], perm_inv.val[2]);
218
             cs[0].val[3] = vqtbl1q_u8(cs[0].val[3], perm_inv.val[3]);
219
             cs[1].val[0] = vqtbl1q_u8(cs[1].val[0], perm_inv.val[0]);
220
221
             cs[1].val[1] = vqtbl1q_u8(cs[1].val[1], perm_inv.val[1]);
222
             cs[1].val[2] = vqtbl1q_u8(cs[1].val[2], perm_inv.val[2]);
223
             cs[1].val[3] = vqtbl1q_u8(cs[1].val[3], perm_inv.val[3]);
224
225
    void gift_64_vec_sliced_generate_round_keys(uint8x16x4_t rks[restrict
226
         ROUNDS_GIFT_64][2],
227
                                                  const uint64_t key[restrict 2])
228
    {
229
             uint64_t key_state[] = {key[0], key[1]};
             for (int round = 0; round < ROUNDS_GIFT_64; round++) {</pre>
230
                     int v = (key_state[0] >> 0 ) & 0xffff;
231
232
                     int u = (key_state[0] >> 16) & 0xffff;
233
                     // add round key (RK=U||V)
234
235
                     // (slice 2 stays unused)
236
                     uint64_t rk[6] = { 0x0UL };
237
                     for (size_t i = 0; i < 8; i++) {</pre>
                                             = (v >> (i + 0)) & 0x1;
238
                              int key_bit_v
                              int key_bit_u
                                             = (u >> (i + 0)) & 0x1;
239
240
                              rk[0]
                                              ^= (uint64_t)key_bit_v << (i * 8);
241
                                              ^= (uint64_t)key_bit_u << (i * 8);
                              rk[2]
242
243
                              key_bit_v
                                              = (v >> (i + 8)) \& 0x1;
                              key_bit_u
                                              = (u >> (i + 8)) \& 0x1;
244
245
                              rk[1]
                                              ^= (uint64_t)key_bit_v << (i * 8);
                                              ^= (uint64_t)key_bit_u << (i * 8);
246
                              rk[3]
247
248
249
                     // add single bit
250
                     rk[5] ^= 1UL << (7 * 8);
251
252
                     // add round constants
                     rk[4] ^= ((uint64_t)(round_const[round] >> 0) & 0x1) << (0 * 8);
253
254
                     rk[4] ^= ((uint64_t)(round_const[round] >> 1) & 0x1) << (1 * 8);
                     rk[4] ^= ((uint64_t)(round_const[round] >> 2) & 0x1) << (2 * 8);
255
256
                     rk[4] ^= ((uint64_t)(round_const[round] >> 3) & 0x1) << (3 * 8);
257
                     rk[4] ^= ((uint64_t)(round_const[round] >> 4) & 0x1) << (4 * 8);
                     rk[4] ^= ((uint64_t)(round_const[round] >> 5) & 0x1) << (5 * 8);
258
259
260
                     // extend bits to bytes
261
                     for (size_t i = 0; i < 6; i++) {</pre>
262
                              rk[i] |= rk[i] << 1;
                              rk[i] |= rk[i] << 2;
263
264
                              rk[i] |= rk[i] << 4;
265
                     }
266
                     rks[round][0].val[0] = vsetq_lane_u64(rk[0], rks[round][0].val
267
                          [0], 0);
268
                     rks[round][0].val[0] = vsetq_lane_u64(rk[1], rks[round][0].val
                          [0], 0);
                     rks[round][0].val[1] = vsetq_lane_u64(rk[2], rks[round][0].val
269
```

```
[1], 0);
270
                     rks[round][0].val[1] = vsetq_lane_u64(rk[3], rks[round][0].val
                          [1], 0);
271
                      rks[round][0].val[2] = vdupq_n_u8(0);
                     rks[round][0].val[3] = vsetq_lane_u64(rk[4], rks[round][0].val
272
                          [3], 0);
273
                      rks[round][0].val[3] = vsetq_lane_u64(rk[5], rks[round][0].val
                          [3], 0);
274
                     rks[round][1]
                                            = rks[round][0];
275
276
                     // update key state
277
                     int k0 = (key_state[0] >> 0 ) & 0xffffUL;
278
                     int k1 = (key_state[0] >> 16) & 0xffffUL;
279
                     k0 = (k0 >> 12) | ((k0 \& 0xfff) << 4);
                     k1 = (k1 >> 2) | ((k1 \& 0x3) << 14);
280
                     key_state[0] >>= 32;
281
                     key_state[0] |= (key_state[1] & 0xffffffffUL) << 32;</pre>
282
283
                     key_state[1] >>= 32;
284
                     key_state[1] |= ((uint64_t)k0 << 32) | ((uint64_t)k1 << 48);</pre>
             }
285
286
    }
287
    void gift_64_vec_sliced_init(void)
288
289
290
             // bit packing shuffle
291
             pack_shf = vld1q_u8_x2((uint8_t*)&pack_shf_u64[0]);
292
293
             // inverse bit packing shuffle
294
             pack_shf_inv = vld1q_u8_x2((uint8_t*)&pack_shf_inv_u64[0]);
295
296
             // permutations
297
             perm = vld1q_u8_x4((uint8_t*)&perm_u64[0]);
298
             // inverse permutations
299
300
             perm_inv = vld1q_u8_x4((uint8_t*)&perm_inv_u64[0]);
301
302
             // packing masks
303
             pack_mask_0 = vdupq_n_u8(0x55);
304
             pack_mask_1 = vdupq_n_u8(0x33);
             pack_mask_2 = vdupq_n_u8(0x0f);
305
306
    }
307
308
    void gift_64_vec_sliced_encrypt(uint64_t c[restrict 16],
                                      const uint64_t m[restrict 16],
309
                                      const uint64_t key[restrict 2])
310
311
    {
312
             uint8x16x4_t s[2];
313
             s[0] = vld1q_u8_x4((uint8_t*)&m[0]);
             s[1] = vld1q_u8_x4((uint8_t*)&m[8]);
314
315
             gift_64_vec_sliced_bits_pack(s);
316
317
             uint8x16x4 t rks[ROUNDS GIFT 64][2];
318
             gift_64_vec_sliced_generate_round_keys(rks, key);
319
320
             for (int round = 0; round < ROUNDS_GIFT_64; round++) {</pre>
                     gift_64_vec_sliced_subcells(s);
321
322
                     gift_64_vec_sliced_permute(s);
```

```
323
324
                      s[0].val[0] = veorq_u8(s[0].val[0], rks[round][0].val[0]);
325
                      s[0].val[1] = veorq_u8(s[0].val[1], rks[round][0].val[1]);
                      s[0].val[2] = veorq_u8(s[0].val[2], rks[round][0].val[2]);
s[0].val[3] = veorq_u8(s[0].val[3], rks[round][0].val[3]);
326
327
328
                      s[1].val[0] = veorq_u8(s[1].val[0], rks[round][1].val[0]);
329
                      s[1].val[1] = veorq_u8(s[1].val[1], rks[round][1].val[1]);
                      s[1].val[2] = veorq_u8(s[1].val[2], rks[round][1].val[2]);
330
331
                      s[1].val[3] = veorq_u8(s[1].val[3], rks[round][1].val[3]);
             }
332
333
             gift_64_vec_sliced_bits_unpack(s);
334
             vst1q_u8_x4((uint8_t*)&c[0], s[0]);
335
336
             vst1q_u8_x4((uint8_t*)&c[8], s[1]);
337
338
     void gift_64_vec_sliced_decrypt(uint64_t m[restrict 16],
339
340
                                       const uint64_t c[restrict 16],
341
                                       const uint64_t key[restrict 2])
342
     {
343
             uint8x16x4_t s[2];
344
             s[0] = vld1q_u8_x4((uint8_t*)&c[0]);
             s[1] = vld1q_u8_x4((uint8_t*)&c[8]);
345
346
             gift_64_vec_sliced_bits_pack(s);
347
             uint8x16x4_t rks[ROUNDS_GIFT_64][2];
348
349
             gift_64_vec_sliced_generate_round_keys(rks, key);
350
351
             for (int round = ROUNDS_GIFT_64 - 1; round >= 0; round--) {
                      s[0].val[0] = veorq_u8(s[0].val[0], rks[round][0].val[0]);
352
353
                      s[0].val[1] = veorq_u8(s[0].val[1], rks[round][0].val[1]);
354
                      s[0].val[2] = veorq_u8(s[0].val[2], rks[round][0].val[2]);
355
                      s[0].val[3] = veorq_u8(s[0].val[3], rks[round][0].val[3]);
356
                      s[1].val[0] = veorq_u8(s[1].val[0], rks[round][1].val[0]);
357
                      s[1].val[1] = veorq_u8(s[1].val[1], rks[round][1].val[1]);
358
                      s[1].val[2] = veorq_u8(s[1].val[2], rks[round][1].val[2]);
359
                      s[1].val[3] = veorq_u8(s[1].val[3], rks[round][1].val[3]);
360
361
                      gift_64_vec_sliced_permute_inv(s);
362
                      gift_64_vec_sliced_subcells_inv(s);
363
             }
364
365
             gift_64_vec_sliced_bits_unpack(s);
366
             vst1q_u8_x4((uint8_t*)&m[0], s[0]);
367
             vst1q_u8_x4((uint8_t*)&m[8], s[1]);
368
```

Appendix B

Lorem dolor

Bibliography

- [1] Subhadeep Banik et al. "GIFT: A Small Present". In: Aug. 2017, pp. 321–345. ISBN: 978-3-319-66786-7. DOI: 10.1007/978-3-319-66787-4_16.
- [2] Ryad Benadjila et al. "Implementing Lightweight Block Ciphers on x86 Architectures". In: Selected Areas in Cryptography SAC 2013. Ed. by Tanja Lange, Kristin Lauter, and Petr Lisoněk. Berlin, Heidelberg: Springer Berlin Heidelberg, 2014, pp. 324–351. ISBN: 978-3-662-43414-7.
- [3] ARM Limited. Arm Neon Intrinsics Reference. 2022.