

General Purpose I/O Pin (PDL_GPIO) and Fast GPIO Pin (PDL_FGPIO)

1.0

Pin_1

Features

- GPIO
- Fast GPIO

General Description

The General Purpose I/O Pin (PDL_GPIO) component is used to set connectivity in your design. By default, all I/O ports operate as normal GPIO. You can assign any pin to be a Fast GPIO pin, which can read an input level and set an output level from the CPU within one cycle clock of HCLK.

This component uses firmware drivers from the PDL_GPIO module, which is automatically added to your project after a successful build.

When to Use a PDL_GPIO Component

Use the PDL_GPIO component when a design must generate or access an off-device signal through a physical IO pin. These are the most commonly used component in the Component Catalog. For example, they are used to interface with potentiometers, buttons, LEDs, etc.

Quick Start

- 1. Drag a PDL_GPIO or PDL_FGPIO component from the Component Catalog FMx/Ports and Pins/ folder onto your schematic. The placed instance takes the name Pin_1.
- 2. There is no need to open the Configure dialog. This component doesn't provide any parameters.
- 3. Select pin placement in the Design Wide Resources Pin Editor.
- 4. Build the project to verify the correctness of your design. This will add the required PDL modules to the Workspace Explorer and generate configuration data for the Pin_1 instance.
- 5. The following example initializes a GPIO for output and shows how to toggle the state of an output pin:

```
Pin_1_GpioInitIn(1u);/* Make the pin readable */
Pin_1_GpioInitOut(1u);/* Enable output */
```

```
/* Read, toggle, and write the new state of the pin */
Pin 1 GpioPut( Pin 1 GpioGet() == 1u ? 1u : 0u );
```

6. Build and program the device.

Component Usage

After a successful build, firmware drivers from the GPIO/FGPIO module are added to your project in the pdl/drivers/gpio folder. Pass the generated data structures to the associated PDL functions in your application initialization code to configure the peripheral.

Generated Data

Once the component is initialized, the application code should use the peripheral functions provided in the referenced PDL files. Refer to the PDL for the list of provided API functions. To access this document, right-click on the component symbol on the schematic and choose "**Open API Documentation**…" in the drop-down menu.

Preprocessor Macros

The PDL_GPIO component generates the following preprocessor macros. The PDL_FGPIO component generates the same macros. Note that each macro is prefixed with the instance name of the component (e.g. "Pin 1").

Macro	Description
Pin_1_FGpioInitIn(v)	Initializes the pin in Input mode, depending on the ν value pin will be initialized in Pull-up or Pull-down mode. $F-$ used for FGPIO component.
Pin_1_FGpioInitOut(v)	Initializes the pin in Output mode, depending on the ν value pin will be in Low or High state after initialization. $F-$ used for FGPIO component.
Pin_1_FGpioGet()	This macro returns the Pin_1 state. F – used for FGPIO component.
Pin_1_FGpioPut(v)	This macro changes the pin state to low or high depending on the ν value. $F-$ used for FGPIO component.
Pin_1_FGpioEnableOutput()	Before using the FGPIO output You must call this macro to set a pin to be a Fast GPIO. This macro is generated only for FGPIO component.
Pin_1_FGpioDisableOutput()	After calling this macro pin becomes a simple GPIO pin. This macro is generated only for FGPIO component.

Page 2 of 3 Document Number: 002-15623 Rev. *A



Code Examples and Application Notes

There are numerous code examples that include schematics and example code available online at the Cypress Code Examples web page.

Cypress also provides a number of application notes describing how FMx devices can be integrated into your design. You can access the Cypress Application Notes search web page at www.cypress.com/appnotes.

Resources

The PDL_GPIO and PDL_FGPIO components uses the GPIO (General Purpose Input-Output) peripheral block.

References

- FM0+ Family of 32-bit ARM® Cortex®-M0+ Microcontrollers Peripheral Manuals
- Cypress FM0+ Family of 32-bit ARM® Cortex®-M0+ Microcontrollers

Component Changes

This section lists the major changes in the component from the previous version.

Version	Description of Changes	Reason for Changes / Impact
1.0.a	Minor datasheet edits.	
1.0	Initial Version	

© Cypress Semiconductor Corporation, 2016-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and obes not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.



Document Number: 002-15623 Rev. *A Page 3 of 3