


Sync 1.0

Features

Synchronizes 1 to 32 input signals



General Description

The Sync component resynchronizes a set of input signals to the rising edge of the clock signal.

When to Use a Sync

When you need to use a signal from one clock domain in another clock domain, you can use the Sync component to line up that signal's transitions to the clock domain of the destination. In this case the Sync component is clocked using the same clock as the destination.

Input/Output Connections

This section describes the various input and output connections for the Sync component.

s_in - Input

Signal to be resynchronized. The signal must have a pulse width of at least one clock period plus 2 ns.

clock - Input


Signal that s_in is to be resynchronized against.

s_out - Output

Resulting resynchronized signal.

Component Parameters

Drag a Sync component onto your design and double-click it to open the **Configure** dialog.



The Sync component provides the following parameter.

SignalWidth

This parameter configures the number of signals that will be synchronized to the associated clock.

Placement

The Sync component has no placement controls. PSoC Creator packs these signals into groups to be placed in the UDB array.

Resources

This circuit is implemented using a status register in synchronizer mode. A single status register can synchronize four signals that are synchronized by the same clock.



Functional Description

The Sync component is implemented using a double synchronizer. A double synchronizer clocks the input signal through two registers in series. The second register is used to resolve a metastable value that could occur if the incoming signal violates setup or hold on the first register.

Component Changes

This section lists the major changes in the component from the previous version.

Version	Description of Changes
1.0.e	Minor datasheet edits and updates
1.0.d	Minor datasheet edits and updates
1.0.c	Minor datasheet edits and updates
1.0.b	Minor datasheet edits and updates
1.0.a	Minor datasheet edits and updates

© Cypress Semiconductor Corporation, 2011-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

