


Glitch Filter

2.0

Features

- Eliminates unwanted “glitch” pulses on digital input lines
- Programmable filtering length and bypass option



General Description

Glitch filtering is the process of removing unwanted pulses from a digital input signal that is usually high or low. Glitches frequently occur on lines carrying signals from sources such as RF receivers. Electrical or in some cases even mechanical interference can trigger an unwanted glitch pulse from the receiver.

This design outputs a ‘1’ only when the current and previous N samples are ‘1’, and a ‘0’ only when the current and previous N samples are ‘0’. Otherwise the output is unchanged from its current value.

For more details on glitch filtering please see application note AN60024.

When to Use a Glitch Filter

A Glitch Filter component can be used with any digital input; it is typically associated with noise interference on a line that is connected to an input pin. Since it does a lot of work that could otherwise be done by firmware, it can be used when a firmware-based glitch filter solution is not practical.

Input/Output Connections

This section describes the input and output connections for the Glitch Filter component.

d – Input

The input that is sampled. It is usually connected to an input Pin component.

reset – Input

Active high synchronous reset that requires at least one rising edge of the clock. The reset input may be left floating with no external connection. If nothing is connected to the reset line, the component will assign it a constant logic 0.

clock – Input


Clock used to sample the 'd' input. Its frequency depends on anticipated glitch pulse width and delay through the filter.

q – Output

This output is set to logic '1' when the current and previous N samples are logic '1', and logic '0' when the current and previous N samples are '0'. Otherwise the output is unchanged from its current value.

Component Parameters

Drag a Glitch Filter component onto your design and double-click it to open the **Configure** dialog.



Signal Width

This parameter configures the signal width that will be filtered. This value can be set between 1 and 24. The default setting is **1 bit**.

Glitch Length

Determines the number of samples for which input has to be stable before being propagated to the output. This value can be set between 1 and 256 clock cycles. The default setting is **3**.

Bypass Filter

Specifies the logic level that will be propagated to the output immediately. The Bypass Filter **Logic zero** option makes the Glitch Filter output logic '0' on the next clock cycle the 'd' input is at logic '0'. Similarly, there is an option for Bypass Filter **Logic one**. The default setting is **None**.

Clock Selection

There is no internal clock in this component. You must attach a clock source. This component operates from a single clock connected to the component.

Sample Firmware Source Code

PSoC Creator provides many example projects that include schematics and example code in the Find Example Project dialog. For component-specific examples, open the dialog from the Component Catalog or an instance of the component in a schematic. For general examples, open the dialog from the Start Page or **File** menu. As needed, use the **Filter Options** in the dialog to narrow the list of projects available to select.


Refer to the “Find Example Project” topic in the PSoC Creator Help for more information..

Functional Description

The glitch filter component outputs a '1' only when the current and previous N samples are '1', and a '0' only when the current and previous N samples are '0'. Otherwise, the output is unchanged from its current value. [Figure 1](#) shows typical glitch filtering operation for N = 2 samples. The time between N successive samples must be greater than maximum pulse width (t_{PW}) that can be filtered.

Note that the response time (t_{RESP}), or filter delay, is between N and N + 1 sample periods (t_s).

Figure 1. Timing Diagram




For more details on glitch filtering please see application note AN60024.

Block Diagram and Configuration


The Glitch Filter component implementation depends on programmable filter length parameter. If the parameter value is ≤ 8 the implementation uses the PLD portion of one or more of the UDBs. If the filter length is between 9 and 256 samples, the component is implemented on datapath elements of the UDB Array. Figure 2 shows this implementation.

Figure 2. Block Diagram

Glitch length ≤ 8



$8 < \text{Glitch length} \leq 256$



Resources

The Glitch Filter component is placed throughout the UDB array. The component utilizes the following resources.

Configuration	Resource Type					
	Datapath Cells	Macrocells	Status Cells	Control Cells	DMA Channels	Interrupts
Glitch Length ≤ 8	—	$N * (L + 1)^{[1]}$	—	—	—	—
$8 < \text{Glitch Length} \leq 256$	N	N	—	—	—	—

1. N – Signal width; L – Filtering length.

DC and AC Electrical Characteristics

Specifications are valid for $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$ and $T_J \leq 100\text{ }^{\circ}\text{C}$, except where noted.
Specifications are valid for 1.71 V to 5.5 V, except where noted.

AC Characteristics

Parameter	Description	Min	Typ	Max	Unit
f _{CLOCK}	Component clock frequency				
	Glitch Length ≤ 8	–	–	67	MHz
	$8 < \text{Glitch Length} \leq 256$	–	–	40	MHz

Component Changes

This section lists the major changes in the component from the previous version.

Version	Description of Changes	Reason for Changes / Impact
2.0.c	Minor datasheet edits.	
2.0.b	Minor datasheet edits.	
2.0.a	Added timing diagram in Functional Description section	Clarification of component operation.
2.0	Complete redesign. Glitch Filter v2.0 is NOT AT ALL backwards compatible with previous versions.	Updated for compatibility with PSoC Creator v2.1 to be included as standard library component. Added 'Signal width', 'Glitch Length' and 'Bypass Filter' parameter to allow configuring of the component.
1.30	Updated for compatibility with PSoC Creator v2.0, to be used as a concept component included in PSoC Creator.	
1.20	Updated for compatibility with PSoC Creator v1.0.	
1.10	Updated for compatibility with PSoC Creator beta5. Updated data sheet format.	
1.0	Initial design.	

© Cypress Semiconductor Corporation, 2012-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

