

Direct Memory Access (DMA)

1.70

Features

- 24 channels
- Eight priority levels
- 128 Transaction Descriptors (TDs)
- 8-, 16-, and 32-bit data transfers
- Configurable source and destination addresses
- Support for endian compatibility
- Can generate an interrupt when data transfer is complete
- DMA Wizard to assist with application development




The DMA component allows data transfers to and from memory, components, and registers. The controller supports 8-, 16-, and 32-bit wide data transfers, and can be configured to transfer data between a source and destination that have different endianess. TDs can be chained together for complex operations.

The DMA can be triggered based on a level or rising edge signal. See the Hardware Request parameter selection for more details.

When to Use a DMA component

A DMA component is useful when you want to unburden the CPU of the task of transferring data or when data needs to be transferred in a predictable way that can be set up beforehand. A few basic use cases are:

- Memory to memory
- Memory to peripheral
- Peripheral to memory
- Peripheral to peripheral



TDs can be executed individually or chained together to perform complex transfers.

DMA Wizard

PSoC Creator provides a DMA Wizard to aid in the quick and accurate development of applications that use DMA. The wizard guides you through defining your TDs and generates the necessary C code that you can copy and paste into your application.

Launch the wizard from the PSoC Creator **Tools** menu. Refer to the PSoC Creator Help for more information.

PSoC 3 Addresses

In PSoC 3, all locations that are involved in DMA transfers are within the first 64K of memory except for flash. For all locations except flash, the value provided for the upper 16 bits of the address must be 0. The Keil compiler does not recognize addresses outside of the first 64K and instead uses the upper 16 bits to store other information, resulting in the upper bytes being nonzero. For this reason, the upper 16 bits of a pointer to the location cannot be used directly. Please refer to *Generic Pointers in Keil* for more details. For the case of flash, the proper value to use for the upper 16 bits of the address is:

```
HI16 (CYDEV FLS BASE)
```

This is a specific handling done by the compiler. In order to create code that functions correctly in both PSoC 3 and PSoC 5LP, you can use the following code style. Assume "src" is a variable in flash and "dst" is a variable in SRAM:

```
#if (defined(__C51__))
    /* PSoC 3 - Source is Flash */
    dmaChan = DMA_1_DmaInitialize(1, 0, HI16(CYDEV_FLS_BASE), 0);
#else
    /* PSoC 5LP */
    dmaChan = DMA_1_DmaInitialize(1, 0, HI16(src), HI16(dst));
#endif
```

PSoC 5LP SRAM Access

In PSoC 5LP, the DMA cannot access SRAM from 0x1FFF8000 to 0x1FFFFFFF, but it can access the same memory at 0x20008000 to 0x2000FFFF.

The CPU accesses:

```
0x1FFF8000 - 0x1FFFFFFF C-BUS 32KB
0x20000000 - 0x20007FFF S-BUS 32KB
```

The DMA accesses:

```
0x20000000 - 0x20007FFF S-BUS 32KB
0x20008000 - 0x2000FFFF C-BUS 32KB
```



This remapping is handled automatically by the APIs used to set up a DMA. The parameters passed to the APIs should be the upper and lower 16 bits of the native CPU address, which will be automatically handled by the DMA API. Note that when the DMA engine increments an address, it is only incrementing the lower 16 bits. Therefore, the next address following 0x2000FFFF will be 0x20000000, which results in the memory space still functioning as a contiguous 64-KB block of memory.

Input/Output Connections

This section describes the various input and output connections for the DMA. An asterisk (*) in the list of I/Os indicates that the I/O may be hidden on the symbol under the conditions listed in the description of that I/O.

nrq - Output

The nrq terminal may be connected to an interrupt, or to a component to notify the component of the completion of the DMA transfer. The DMA generates a pulse of width two bus clocks at the nrq when the DMA transfer is complete.

Note This signal will only be generated for the DMA channel's TDs that have the DMA__TD_TERMOUT_EN option enabled. Refer to CyDmaTdSetConfiguration() API.

drq - Input *

The drq terminal is connected to a component can request a DMA transaction.

The drq input is either level- or edge-sensitive. If the drq is level-sensitive the DMA request will continuously occur when drq is asserted. If the drq is edge-sensitive the DMA request must be at least one bus clock cycle wide.

trq - Input *

The trq terminal is connected to a component that can terminate a DMA transaction. A component may be asked for data from the DMA when it knows none is available. It uses this signal to terminate the transaction.

When the current TD in the chain is terminated, it will complete as if the transfer count completed. Therefore, whether the transaction is terminated depends on whether there are other TDs in the chain and what type of transaction is defined (for example, ping-pong, circular, autorepeat, and so on).


This signal is only used when the channel is trying to transfer data. A positive edge on this line is ignored at other times.



Document Number: 001-84992 Rev. *C

Component Parameters

Drag a DMA component onto your design and double click it to open the **Configure** dialog.



The DMA provides the following parameters.

Hardware Request

This parameter configures the type of waveform it should expect to process the trigger to DMA. Any option except **Disabled** adds the drq terminal, which allows a DMA request to be made from hardware. The available options include:

- Disabled The drq terminal is not displayed. In this case, the DMA can be triggered only through the CPU
- **Derived** Inspects the driver of the drq and, when connected to a fixed function block (I²C, USB, CAN, and so on), derives the DMA type based on what it is connected to. This automatic assignment is based on information found in the device datasheet. When not connected to a fixed function block, the **Rising Edge** option is used.
- Rising Edge Triggers the DMA on the rising edge of the source signal. Choose this option when the DMA needs to occur based on an event. For example, a DMA that should occur periodically would be configured in rising edge mode and the DRQ signal could be connected to a clock signal set to the appropriate rate.
- Level Selects the source connected to the DMA as a level sensitive request. Choose this option when the DMA should be triggered continuously as long as a particular condition is active. This is typically the case for a DMA that is triggered based on the fill level of a FIFO. This is the typical configuration for use with communication components such as I2S.



Hardware Termination

This parameter can be set to **Enabled** or **Disabled**. **Enabled** adds the trq terminal, which allows a DMA request to be terminated from hardware. When the terminal is disabled, the DMA transfer can be terminated only by CPU request or when the DMA completes the data transfer.

Application Programming Interface

Application Programming Interface (API) routines allow you to configure the component using software. The following table lists and describes the interface to each function. The subsequent sections cover each function in more detail.

By default, PSoC Creator assigns the instance name "DMA_1" to the first instance of a component in a given design. You can rename the instance to any unique value that follows the syntactic rules for identifiers. The instance name becomes the prefix of every global function name, variable, and constant symbol. For readability, the instance name used in the following table is "DMA."

APIs per DMA Instance

Function	Description
DMA_DmaInitialize()	Allocates and initializes a DMA channel to be used by the caller.
DMA_DmaRelease()	Frees and disables the DMA channel associated with this instance of the component.



uint8 DMA_DmaInitialize(uint8 burstCount, uint8 requestPerBurst, uint16 upperSrcAddress, uint16 upperDestAddress)

Description: Allocates and initializes a DMA channel to be used by the caller.

Parameters: uint8 burstCount: Specifies the size of bursts (1 to 127) into which TDs on this channel

should be divided. The burst size should be multiples of the spoke size.

If this value is zero, each transfer is done as a single burst. In this case, the transfer count

parameter for each TD determines the number of bytes to transfer in one burst.

If the channel is configured for intra-spoke transfer, burstCount is limited to 16, and

burstCount set to zero is not allowed.

uint8 requestPerBurst: The whole of the data can be split into multiple bursts, if that is required to complete the transaction:

Value	Action
0	All subsequent bursts after the first burst will be automatically requested and carried out
1	All subsequent bursts after the first burst must also be individually requested.

uint16 upperSrcAddress: The upper 16 bits of the source address.

uint16 upperDestAddress: The upper 16 bits of the destination address.

Return Value: uint8: The channel that can be used by the caller for DMA activity. Returns

CY_DMA_INVALID_CHANNEL (0xFF) if there are no channels left.

Side Effects: None

void DMA_DmaRelease(void)

Description: Frees the channel associated with this instance of the component. The channel cannot be

used again unless DMA DmaInitialize() is called again.

Parameters: None
Return Value: None
Side Effects: None

DMA Library APIs (Shared by All DMA Instances)

DMA Controller Functions

Function	Description
CyDmacConfigure()	Sets the DMAC Configuration register with the default values.
CyDmacError()	Gets the error bits from the DMAC.
CyDmacClearError()	Clears the error bits in the error register of the DMAC.
CyDmacErrorAddress()	Get the address where the last DMAC error occurred.



void CyDmacConfigure(void)

Description: Creates a linked list of all the TDs to be allocated. This function is called by the startup code

if any DMA components are placed onto design schematic; you do not normally need to call

it. You could call this function if all of the DMA channels are inactive.

Parameters: None
Return Value: None
Side Effects: None

uint8 CyDmacError(void)

Description: Returns errors from the last failed DMA transaction.

Parameters: None

Return Value: Errors from the last failed DMA transaction.

Bit	Define	Description
Bit 3	CY_DMA_PERIPH_ERR	Set to 1 when a peripheral responds to a bus transaction with an error response. Cleared by writing a 1.
Bit 2	CY_DMA_UNPOP_ACC	Set to 1 when an access is attempted to an invalid address. Cleared by writing a 1.
Bit 1	CY_DMA_BUS_TIMEOUT	Set to 1 when a bus timeout occurs. Cleared by writing a 1. Timeout values are determined by the BUS_TIMEOUT field in the PHUBCFG register.

Side Effects: None

void CyDmacClearError(uint8 error)

Description: Clears the error bits in the error register of the DMAC.

Parameters: uint8 error: The bitmask of the error bits to clear in the DMA_ERROR type.

Bit	Define	Description
Bit 3	CY_DMA_PERIPH_ERR	Set to 1 when a peripheral responds to a bus transaction with an error response. Cleared by writing a 1.
Bit 2	CY_DMA_UNPOP_ACC	Set to 1 when an access is attempted to an invalid address. Cleared by writing a 1.
Bit 1	CY_DMA_BUS_TIMEOUT	Set to 1 when a bus timeout occurs. Cleared by writing a 1. Timeout values are determined by the BUS_TIMEOUT field in the PHUBCFG register.

Return Value: None
Side Effects: None



uint32 CyDmacErrorAddress(void)

Description: When a CY_DMA_BUS_TIMEOUT, CY_DMA_UNPOP_ACC, and CY_DMA_PERIPH_ERR

occur, the address of the error is written to the error address register and can be read with

this function. If there are multiple errors, only the address of the first error is saved.

Parameters: None

Return Value: The address that caused the error.

Side Effects: None

Channel Specific Functions

Function	Description
CyDmaChAlloc()	Allocates a channel of the DMA to be used by the caller.
CyDmaChFree()	Frees a channel allocated by CyDmaChAlloc().
CyDmaChEnable()	Enables the DMA channel for execution.
CyDmaChDisable()	Disables the DMA channel.
CyDmaClearPendingDrq()	Clears a pending DMA data request.
CyDmaChPriority()	Sets the priority of a DMA channel.
CyDmaChSetExtendedAddress()	Sets the high 16 bits of the source and destination addresses.
CyDmaChSetInitialTd()	Set the initial TD for the channel.
CyDmaChSetRequest()	Requests to terminate a chain of TDs or one TD, or start the DMA.
CyDmaChGetRequest()	Checks to see if the CyDmaChSetRequest() request was satisfied.
CyDmaChStatus()	Determines the status of the current TD.
CyDmaChSetConfiguration()	Sets configuration information for the channel.
CyDmaChRoundRobin()	Enables/disables the Round-Robin scheduling enforcement algorithm

uint8 CyDmaChAlloc(void)

Description: Allocates a channel from the DMAC to be used in all functions that require a channel

handle.

Parameters: None

Return Value: The allocated channel number. Zero is a valid channel number.

CY_DMA_INVALID_CHANNEL is returned if there are no channels available.



cystatus CyDmaChFree(uint8 chHandle)

Description: Frees a channel handle allocated by CyDmaChAlloc().

Parameters: uint8 chHandle: The handle previously returned by CyDmaChAlloc(or DMA_DmaInitalize().

Return Value: CYRET_SUCCESS if successful.

CYRET_BAD_PARAM if **chHandle** is invalid.

Side Effects: None

cystatus CyDmaChEnable(uint8 chHandle, uint8 preserveTds)

Description: Enables the DMA channel. A software or hardware request still must happen before the

channel is executed.

Note While the channel is enabled and is currently being serviced by the DMA controller, any other configuration information for the channel should NOT be altered to ensure

graceful operation.

Parameters: uint8 chHandle: A handle previously returned by CyDmaChAlloc() or DMA_DmaInitalize().

uint8 preserveTds: Preserves the original TD state when the TD has completed. This parameter applies to all TDs in the channel.

Value	Action
0	When a TD is completed, the DMAC leaves the TD configuration values in their current state, and does not restore them to their original state.
1	When a TD is completed, the DMAC restores the original configuration values of the TD.

When **preserveTds** is set, the TD slot that equals the channel number becomes RESERVED and that becomes where the working registers exist. So, for example, if you are using CH06 and **preserveTds** is set, you are not allowed to use TD slot 6. That is reclaimed by the DMA engine for its private use.

Note Do not chain back to a completed TD if the **preserveTds** for the channel is set to 0. When a TD has completed **preserveTds** for the channel set to 0, the transfer count will be at 0. If a TD with a transfer count of 0 is started, the TD will transfer an indefinite amount of data.

Take extra precautions when using the hardware request (DRQ) option when the **preserveTds** is set to 0, as you might be requesting the wrong data.

Return Value: CYRET_SUCCESS if successful.

CYRET_BAD_PARAM if **chHandle** is invalid.

Side Effects: For PSoC 3 devices, any pending DMA request prior to enabling the channel will be

registered. If this is not desired, call CyDmaClearPendingDrq() just before calling this API to

clear the DMA request.



cystatus CyDmaChDisable(uint8 chHandle)

Description: Disables the DMA channel. Once this function is called, CyDmaChStatus() may be called to

determine when the channel is disabled and which TDs were being executed.

If the DMA channel is currently executing it will complete the current burst naturally.

Note PSoC 3 has a known silicon problem that may not allow the DMA to terminate properly

if a new request occurs during the small terminate processing period. Refer to the

Component Errata section for more information.

Parameters: uint8 chHandle: A handle previously returned by CyDmaChAlloc() or DMA_DmaInitalize().

Return Value: CYRET SUCCESS if successful.

CYRET_BAD_PARAM if **chHandle** is invalid.

Side Effects: None

cystatus CyDmaClearPendingDrq(uint8 chHandle)

Description: Clears pending DMA data request.

Parameters: chHandle: Handle to the dma channel.

Return Value: CYRET_SUCCESS if successful.

CYRET_BAD_PARAM if chHandle is invalid.

Side Effects: None

cystatus CyDmaChPriority(uint8 chHandle, uint8 priority)

Description: Sets the priority of a DMA channel. You can use this function when you want to change the

priority at run time. If the priority remains the same for a DMA channel, then you can

configure the priority in the .cydwr file.

Parameters: uint8 chHandle: A handle previously returned by CyDmaChAlloc() or DMA_DmaInitalize().

uint8 priority: The priority to set the channel to, 0 to 7 (0 is highest priority, 7 is lowest).

Return Value: CYRET_SUCCESS if successful.

CYRET_BAD_PARAM if chHandle is invalid.



cystatus CyDmaChSetExtendedAddress(uint8 chHandle, uint16 source, uint16 destination)

Description: Sets the high 16 bits of the source and destination addresses for the DMA channel (valid for

all TDs in the chain).

Parameters: uint8 chHandle: A handle previously returned by CyDmaChAlloc() or DMA_DmaInitalize().

uint16 source: Upper 16 bit address of the DMA transfer source.

uint16 destination: Upper 16 bit address of the DMA transfer destination.

Return Value: CYRET_SUCCESS if successful.

CYRET BAD PARAM if chHandle is invalid.

Side Effects: None

cystatus CyDmaChSetInitialTd(uint8 chHandle, uint8 startTd)

Description: Sets the initial TD to be executed for the channel when the CyDmaChEnable() function is

called.

Parameters: uint8 chHandle: A handle previously returned by CyDmaChAlloc() or DMA_DmaInitialize().

uint8 startTd: The index of TD to set as the first TD associated with the channel. Zero is a

valid TD index.

Return Value: CYRET_SUCCESS if successful.

CYRET_BAD_PARAM if chHandle is invalid.



cystatus CyDmaChSetRequest(uint8 chHandle, uint8 request)

Description: Allows the caller to terminate a chain of TDs, terminate one TD, or create a direct request to

start the DMA channel.

Parameters: uint8 chHandle: A handle previously returned by CyDmaChAlloc() or DMA DmaInitalize().

uint8 request: One of the following constants. Each of the constants is a three-bit value.

Request Values	Description
CY_DMA_CPU_REQ	Create a direct request to start the DMA channel
CY_DMA_CPU_TERM_TD	Terminate one TD, but does not disable the channel
CY_DMA_CPU_TERM_CHAIN	Terminate a chain of TDs, and disables the channel

Return Value: CYRET_SUCCESS if successful.

CYRET_BAD_PARAM if **chHandle** is invalid.

Side Effects: None

cystatus CyDmaChGetRequest(uint8 chHandle)

Description: This function allows the caller of CyDmaChSetRequest() to determine if the request was

completed.

Parameters: uint8 chHandle: A handle previously returned by CyDmaChAlloc() or DMA_DmaInitalize().

Return Value: Returns a three-bit field, corresponding to the three bits of the request, which describes the

state of the previously posted request. If the value is zero, the request was completed.

CY_DMA_INVALID_CHANNEL if the handle is invalid.



cystatus CyDmaChStatus(uint8 chHandle, uint8 * currentTd, uint8 * state)

Description: Determines the status of the DMA channel.

Parameters: uint8 chHandle: A handle previously returned by CyDmaChAlloc() or DMA_DmaInitalize().

uint8 * currentTd: The address to store the index of the current TD. Can be NULL if the

value is not needed.

uint8 * state: The address to store the state of the channel. Can be NULL if the value is not needed.

Bit 1	CY_DMA_STATUS_TD_ACTIVE	0: Channel is not currently being serviced by DMAC
		1: Channel is currently being serviced by DMAC
Bit 0	CY_DMA_STATUS_CHAIN_ACTIVE	0: TD chain is inactive; either no DMA requests have triggered a new chain or the previous chain has completed.
		1: TD chain has been triggered by a DMA request

Return Value: CYRET_SUCCESS if successful.

CYRET_BAD_PARAM if chHandle is invalid.



cystatus CyDmaChSetConfiguration(uint8 chHandle, uint8 burstCount, uint8 requestPerBurst, uint8 tdDone0, uint8 tdDone1, uint8 tdStop)

Description: Sets configuration information for the channel.

Parameters: uint8 chHandle: A handle previously returned by CyDmaChAlloc() or DMA_DmaInitialize().

uint8 burstCount: Specifies the size of bursts (1 to 127) the data transfer should be divided into. If this value is zero then the whole transfer is done in one burst.

Note If the channel is configured for intra-spoke transfer, the burstCount parameter is limited to 1~15. Any burstCount value set outside this range will cause either the DMA to lock-up or result in corrupt transfers.

uint8 requestPerBurst: The whole of the data can be split into multiple bursts, if this is required to complete the transaction:

Value	Action
0	All subsequent bursts after the first burst will be automatically requested and carried out
1	All subsequent bursts after the first burst must also be individually requested.

uint8 tdDone0: Selects one of the TERMOUT0 interrupt lines to signal completion. The line connected to the nrq terminal will determine the TERMOUT0_SEL definition and should be used as supplied by *cyfitter.h*

uint8 tdDone1: Selects one of the TERMOUT1 interrupt lines to signal completion. The line connected to the nrq terminal will determine the TERMOUT1_SEL definition and should be used as supplied by *cyfitter.h*

uint8 tdStop: Selects one of the TERMIN interrupt lines to signal to the DMAC that the TD should terminate. The signal connected to the trq terminal will determine which TERMIN (termination request) is used.

Return Value: CYRET_SUCCESS if successful.

CYRET_BAD_PARAM if chHandle is invalid.

Side Effects: None



Document Number: 001-84992 Rev. *C

cystatus CyDmaChRoundRobin(uint8 chHandle, uint8 enableRR)

Description: Either enables or disables the Round-Robin scheduling enforcement algorithm. Within a

priority level a Round-Robin fairness algorithm is enforced. The default configuration has

round robin scheduling disabled.

Parameters: uint8 chHandle: A handle previously returned by CyDmaChAlloc() or DMA_DmaInitialize().

uint8 enableRR

Value	Action
0	Disable Round-Robin fairness algorithm
1	Enable Round-Robin fairness algorithm

Return Value: CYRET_SUCCESS if successful.

CYRET_BAD_PARAM if **chHandle** is invalid.

Side Effects: None

Transaction Descriptor Functions

Function	Description
CyDmaTdAllocate()	Allocates a TD from the free list for use.
CyDmaTdFree()	Returns a TD back to the free list.
CyDmaTdFreeCount()	Gets the number of free TDs available.
CyDmaTdSetConfiguration()	Sets the configuration for the TD.
CyDmaTdGetConfiguration()	Gets the configuration for the TD.
CyDmaTdSetAddress()	Sets the lower 16 bits of the source and destination addresses.
CyDmaTdGetAddress()	Gets the lower 16 bits of the source and destination addresses.

uint8 CyDmaTdAllocate(void)

Description: Allocates a TD for use with an allocated DMA channel.

Parameters: None

Return Value: Zero-based index of the TD to be used by the caller. Since there are 128 TDs minus the

reserved TDs (0 to 23), the value returned would range from 24 to 127 not 24 to 128.

CY_DMA_INVALID_TD is returned if there are no free TDs available.



void CyDmaTdFree(uint8 tdHandle)

Description: Returns a TD to the free list.

Parameters: uint8 tdHandle: The TD handle returned by the CyDmaTdAllocate() API

Return Value: None
Side Effects: None

uint8 CyDmaTdFreeCount(void)

Description: Returns the number of free TDs available to be allocated.

Parameters: None

Return Value: The number of free TDs.



cystatus CyDmaTdSetConfiguration(uint8 tdHandle, uint16 transferCount, uint8 nextTd, uint8 configuration)

Description: Configures the TD.

Parameters: uint8 tdHandle: A handle previously returned by CyDmaTdAlloc().

uint16 transferCount: The size of the data transfer (in bytes) for this TD. A size of zero will cause the transfer to continue indefinitely. This parameter is limited to 4095 bytes; the TD is not initialized at all when a higher value is passed.

Note Setting this parameter to 0 is not recommended for transfers that automatically increment either the source or the target address. This combination may lead to accessing unintended address locations and may cause memory overrun.

uint8 nextTd: Zero based index of the next Transfer Descriptor in the TD chain. Zero is a valid pointer to the next TD; CY_DMA_DISABLE_TD will disable the channel after this TD completes.

uint8 configuration: Stores the Bit field of configuration bits.

Configuration Options	Description
CY_DMA_TD_SWAP_EN	Perform endian swap
CY_DMA_TD_SWAP_SIZE4	Swap size = 4 bytes
CY_DMA_TD_AUTO_EXEC_N EXT	The next TD in the chain will trigger automatically when the current TD completes: When the DMAC completes a TD it will inspect the AUTO_EXEC_NEXT bit of the currently completing TD to see if the next TD should be executed automatically. If it is set then DMAC will create an automatic request for the channel called AUTO_EXEC_NEXT_TD. This request will go through arbitration just like any other request. This request will remain set until the next TD fully completes, meaning that if the automatically executed TD requires multiple bursts to complete then each burst will be automatically rerequested
CY_DMA_TD_TERMIN_EN	Terminate this TD if a positive edge on the trq input line occurs. The positive edge must occur during a burst. That is the only time the DMAC will listen for it.
DMATD_TERMOUT_EN	When this TD completes, the TERMOUT signal will generate a pulse. Note that this option is instance specific with the instance name followed by two underscores. In this example, the instance name is DMA.
CY_DMA_TD_INC_DST_ADR	Increment DST_ADR according to the size of each data transaction in the burst. This should be used when the next transfer should be to a different address than the previous transfer. It should also be used for bursts larger than the spoke width.



Document Number: 001-84992 Rev. *C

CY_DMA_TD_INC_SRC_ADR	Increment SRC_ADR according to the size of each data transaction in the burst. This should be used when the next transfer should be from a different address than the previous transfer. It should also be
	used for bursts larger than the spoke width.

Return Value: CYRET SUCCESS if successful.

CYRET BAD PARAM if tdHandle or transferCount is invalid.

Side Effects: None

cystatus CyDmaTdGetConfiguration(uint8 tdHandle, uint16 * transferCount, uint8 * nextTd, uint8 * configuration)

Description: Retrieves the configuration of the TD. If a NULL pointer is passed as a parameter, that

parameter is skipped. You may request only the values you are interested in.

Parameters: uint8 tdHandle: A handle previously returned by CyDmaTdAlloc().

uint16 * transferCount: The address to store the size of the data transfer (in bytes) for this TD. A size of zero could indicate that the TD has completed its transfer, or that the TD is

doing an indefinite transfer.

uint8 * nextTd: The address to store the index of the next TD in the TD chain.

uint8 * configuration: The address to store the Bit field of configuration bits. See

CyDmaTdSetConfiguration() function description.

Return Value: CYRET SUCCESS if successful.

CYRET BAD PARAM if tdHandle is invalid.

Side Effects: If a TD has a transfer count of N and is executed, the transfer count becomes 0. If it is re-

executed, the Transfer count of zero will be interpreted as a request for indefinite transfer.

Be careful when requesting a TD with a transfer count of zero.

cystatus CyDmaTdSetAddress(uint8 tdHandle, uint16 source, uint16 destination)

Description: Sets the lower 16 bits of the source and destination addresses for this TD only.

Parameters: uint8 tdHandle: A handle previously returned by CyDmaTdAlloc().

uint16 source: The lower 16 address bits of the source of the data transfer.

uint16 destination: The lower 16 address bits of the destination of the data transfer.

Return Value: CYRET_SUCCESS if successful.

CYRET_BAD_PARAM if tdHandle is invalid.



cystatus CyDmaTdGetAddress(uint8 tdHandle, uint16 * source, uint16 * destination)

Description: Retrieves the lower 16 bits of the source and/or destination addresses for this TD only. If

NULL is passed for a pointer parameter, that value is skipped. You may request only the

values of interest.

Parameters: uint8 tdHandle: A handle previously returned by CyDmaTdAlloc().

uint16 * source: The address to store the lower 16 address bits of the source of the data

transfer.

uint16 * destination: The address to store the lower 16 address bits of the destination of the

data transfer.

Return Value: CYRET_SUCCESS if successful.

CYRET_BAD_PARAM if **tdHandle** is invalid.

Side Effects: None

MISRA Compliance

This section describes the MISRA-C:2004 compliance and deviations for the component. There are two types of deviations defined:

project deviations – deviations that are applicable for all PSoC Creator components

specific deviations – deviations that are applicable only for this component

This section provides information on component-specific deviations. Project deviations are described in the MISRA Compliance section of the *System Reference Guide* along with information on the MISRA compliance verification environment.

The DMA component has the following specific deviations:

MISRA- C:2004 Rule	Rule Class (Required/ Advisory)	Rule Description	Description of Deviation(s)
10.1	R	The value of an expression of integer type shall not be implicitly converted to a different underlying type if: a) it is not a conversion to a wider integer type of the same signedness, or b) the expression is complex, or c) the expression is not constant and is a function argument, or d) the expression is not constant and is a return expression.	The DMA component provides integer type definitions without the unsigned modifier (eg. 0x01 instead of 0x01u).



MISRA- C:2004 Rule	Rule Class (Required/ Advisory)	Rule Description	Description of Deviation(s)
13.2	А	Tests of a value against zero should be made explicit, unless the operand is effectively Boolean.	An integer value is used directly as the first operand of a conditional operator.
17.4	R	Array indexing shall be the only allowed form of pointer arithmetic.	Array subscripting is used to access structure fields in DMA registers.

Sample Firmware Source Code


PSoC Creator provides numerous example projects that include schematics and example code in the Find Example Project dialog. For component-specific examples, open the dialog from the Component Catalog or an instance of the component in a schematic. For general examples, open the dialog from the Start Page or **File** menu. As needed, use the **Filter Options** in the dialog to narrow the list of projects available to select.

Refer to the "Find Example Project" topic in the PSoC Creator Help for more information.

Functional Description

PSoC 3 and PSoC 5LP DMA Controller (DMAC) operates at the device BUS_CLK frequency, which is the same clock that sources the CPU. Along with the CPU, it shares access to the data buses connected to the Peripheral Hub (PHUB), which allows either the CPU or the DMAC to read and write to the peripherals and memory. The data buses extending from the PHUB to the various peripherals and memory are called spokes, which are either 16-bits or 32-bits wide; Refer to the diagram below.





The DMAC allows up to 24 separate channels for making either intra-spoke (transfers within same spoke) or inter-spoke (transfers between different spokes). Up to 128 TDs may be used in your design with any number of DMA channels. This flexibility allows several DMA transaction modes and techniques to be implemented. Refer to **DMA Transfer Techniques** section.

Once a channel is allocated, the TDs allocated to that channel must transfer within the defined address domains. i.e. the upper addresses of the source and destination addresses for that channel must be the same for all TDs defined within that channel. You may not have one TD transfer from a peripheral to SRAM, and have another TD in that channel transfer from SRAM to SRAM.




The DMAC allows the 24 channels to be assigned up to 8 different levels of priority. By default, the grant allocation fairness algorithm is used to prioritize the DMA channels, and assigns the PHUB bus bandwidth based on the priority level of the channel. You may also use the round-robin priority for handling channels that have the same priority. Refer to the device TRM for more information on the priority algorithms.

DMA Transfer Techniques

DMA channels can be either stand-alone single TD transfers from one location to another, or can be chained in a number of ways to perform complex transfers. For example, you may chain the output of a DMA channel as the trigger for another DMA channel. This technique allows you to construct transfers that span across multiple address spaces. However for transfers that need to be performed within a channel defined address space, it is more resource effective to make the transfers using multiple TDs. This is a useful technique that can be used to construct transfers such as ping pong DMA, scatter gather, indexed DMA and nested DMA

Single TD

In a single transfer DMA, a DMA channel is allocated and a single TD is used to make a transfer between two peripherals or memory locations.




Ping pong DMA

Double buffering is used to allow one buffer to be filled by one client, while another client is consuming the data previously received in the other buffer. In its simplest form, this is done by chaining two TDs together where each TD calls the opposite TD when complete.

Example: TD0 is used to transfer from an ADC (Peripheral) to an SRAM location. Then TD1 is initiated to transfer from the ADC to a different SRAM location. This technique allows another client (CPU) to use the data without fear of that data being overwritten prematurely by the next DMA transfer.



Page 22 of 33 Document Number: 001-84992 Rev. *C




Scatter Gather

In some applications, multiple noncontiguous sources or destinations are required to effectively carry out an overall DMA transaction.

Example: A packet can be required to be transmitted off of the device and the packet elements, including the header, payload, and trailer exist in various non-continuous locations in memory. Scatter-gather DMA allows the segments to concatenate together by using multiple TDs in a chain that gathers data from multiple locations.

A similar concept applies for the reception of data onto the device. Certain parts of the received data may need to be scattered to various locations in memory for software- processing convenience. Each TD in the chain specifies the location for each discrete element in the chain.





Indexed DMA


An external master requires access to locations on the system bus as if those locations were shared memory.

Example: If a peripheral was configured as an SPI or I2C slave where an address is received by the external master, that address becomes an index or offset into the internal system bus memory space.

Referring to the diagram below, this is accomplished with an initial "address fetch" TD (TD 0) that reads the target address location from the peripheral and writes that value into the destination (Dst) address of the subsequent TD (TD 1) in the chain. When the "address fetch" TD completes, it can move onto TD 1, which has the new address information embedded in it. This TD carries out the data transfer with the address location requested by the external master. Therefore the



DMA transfers described here allows the external memory to define the write address of local memory and then write data to it via I2C and indexed DMA.




Nested DMA

Similar to the indexed DMA, the concept of one TD being able to modify another TD can be extended to form a nested DMA, capable of fully modifying the TD configurations of those further down the chain.

Example: Referring to the diagram below, TD 0 is used to define the source address of TD 3. TD 1 is used to define the destination address of TD 3, and TD 2 is used to define the transfer count of TD3. Therefore TD 3 configuration can be fully controlled by the value on the I2C Rx Reg.





DMA Address Portability

The meaning of the upper address passed to the DMA_DmaInitialize() function or CyDmaChSetExtendedAddress() function is not the same for PSoC 3 and PSoC 5LP devices. DMA addresses are not portable between PSoC 3 and PSoC 5LP devices. The upper addresses need to be set to the upper 16 bits of the physical source and destination addresses.

The following sections provide example code.

PSoC 3 Devices

For PSoC 3 devices, the upper address values must be set manually because they do not correspond to the upper byte of a pointer. The Keil compiler (used with PSoC 3 devices) uses the upper byte of a pointer to represent the memory type, not the physical address.



To read from flash, the upper address of the source for PSoC 3 devices must be set to this define: CYDEV FLS BASE.

From RAM to RAM

From Flash to RAM

From Flash to DAC

```
uint8 DMA_1_Chan;
uint8 DMA_1_TD[1];

/* DMA Configuration for DMA_1 */
#define DMA_1_BYTES_PER_BURST 1
#define DMA_1_REQUEST_PER_BURST 1
#define DMA_1_SRC_BASE (CYDEV_FLS_BASE)
#define DMA_1_DST_BASE (CYDEV_PERIPH_BASE)
DMA_1_Chan = DMA_1_DMAInitialize(DMA_1_BYTES_PER_BURST, DMA_1_REQUEST_PER_BURST,
```



```
HI16(DMA_1_SRC_BASE), HI16(DMA_1_DST_BASE));
DMA_1_TD[0] = CyDmaTdAllocate();
CyDmaTdSetConfiguration(DMA_1_TD[0], 64, CY_DMA_DISABLE_TD,
CY_DMA_TD_INC_SRC_ADR);
CyDmaTdSetAddress(DMA_1_TD[0], LO16((uint32)fFashMem),
LO16((uint32)VDAC8_1_Data_PTR));
CyDmaChSetInitialTd(DMA_1_Chan, DMA_1_TD[0]);
CyDmaChEnable(DMA_1_Chan, 1);
```

PSoC 5LP Devices

For PSoC 5LP devices, the upper addresses may be set to the upper 16 bits of the source and destination addresses.

From RAM to RAM

From Flash to DAC:

```
uint8 DMA 1 Chan;
uint8 DMA 1 TD[1];
/* DMA Configuration for DMA 1 */
#define DMA 1 BYTES PER BURST 1
#define DMA 1 REQUEST PER BURST 1
#define DMA 1 SRC BASE (FlashMem)
#define DMA 1 DST BASE (CYDEV PERIPH BASE)
DMA 1 Chan = DMA 1 DmaInitialize (DMA 1 BYTES PER BURST, DMA 1 REQUEST PER BURST,
    HI16(DMA 1 SRC BASE), HI16(DMA 1 DST BASE));
DMA 1 TD[0] = CyDmaTdAllocate();
CyDmaTdSetConfiguration(DMA 1 TD[0], 64, CY DMA DISABLE TD, DMA 1 TD TERMOUT EN |
CY DMA TD INC SRC ADR);
CyDmaTdSetAddress(DMA 1 TD[0], LO16((uint32)FlashMem),
LO16((uint32)VDAC8 1 Data PTR));
CyDmaChSetInitialTd(DMA_1_Chan, DMA_1_TD[0]);
CyDmaChEnable(DMA 1 Chan, 1);
```



Boundary Conditions

A single DMA channel cannot cross a 64-KB boundary. Therefore, if a DMA happens to cross a 64-KB boundary, the operation will fail silently. This is only important for PSoC 5LP devices because the memory space of a PSoC 3 device does not span beyond 64 KB of flash or 8 KB of RAM.

When using data structures, you must make sure that they do not cross 64-KB boundaries. This can be done by using the following keywords:

```
__attribute__((section()))
__attribute__((aligned()))
```

Both keywords are described in the help for GCC, in the "Specifying Attributes of Variables" section. Use the section keyword if you need your variables to appear in a particular section and location. Use the aligned keyword to cause the compiler to allocate the variable on a particular boundary.

Address Alignment

For DMA transfers using a burst size greater than one byte, the alignment of both the source and destination addresses will impact the data transferred and the speed of the transfer. An aligned address for a burst of 2 bytes is an even address. An aligned address for a burst of 4 bytes is an address that is a multiple of 4. If an address is not aligned and is also set to not increment, then the correct data will not be transferred. If an address is not aligned, but is set to increment, then the correct data will be transferred with additional cycles used to read and write the unaligned portions of the transfer.

If possible both the source and destination addresses should be configured with aligned addresses. For an SRAM or Flash address using PSoC 5LP a 16-bit variable such as a uint16 will be 16-bit aligned and a 32-bit variable will be 32-bit aligned. For PSoC 3 variables regardless of their size are not specifically aligned. To guarantee a specific alignment for a variable, the variable must be placed at an absolute location that is aligned. The compiler will then place the rest of the variables in the remaining space available. An example of placing a 16-bit array in an aligned location is shown below:

```
uint16 buf[10] at 0x20;
```

Resources

The DMA component utilizes a DMA channel of the device.



API Memory Usage

The component memory usage varies significantly, depending on the compiler, device, number of APIs used and component configuration. The following table provides the memory usage for all APIs available in the given component configuration.

The measurements have been done with the associated compiler configured in Release mode with optimization set for Size. DMA Library APIs have not been included in measurements. For a specific design, the map file generated by the compiler can be analyzed to determine the memory usage.

	PSoC 3 (K	PSoC 3 (Keil_PK51)		PSoC 5LP (GCC)	
Configuration	Flash	SRAM	Flash	SRAM	
	Bytes	Bytes	Bytes	Bytes	
Default	84	1	68	1	

References

- AN52705 Getting Started with DMA
- AN84810 PSoC® 3 and PSoC 5LP Advanced DMA Topics

Component Errata

This section lists known problems with the component.

Cypress ID	Problem	Workaround
77556	This is a silicon problem and exists in all versions of the DMA component. PSoC 3 devices have a known issue where a DMA request (drq) may be latched even after the DMA channel is disabled. When the channel is enabled later, the DMA will execute this previous request that was latched while the channel was disabled.	If the latched DMA request is a potential problem in your design, then clear the pending interrupt before enabling the channel. This is accomplished by calling the following APIs in order. CyDmaClearPending(channel); CyDmaChEnable(channel, preserveTDs);



Page 30 of 33 Document Number: 001-84992 Rev. *C

Cypress ID	Problem	Workaround
79660	This is a silicon problem and exists in all versions of the	If the component is configured to control the DRQs to the DMA channel, then the DRQ assertion mechanism should be stopped prior to disabling the DMA channel.
	DMA component. On PSoC 3 devices, there is a known silicon problem that	If the component does not have ability to control the DRQs to the DMA channel, then a firmware workaround is required for PSoC 3. Below is the exact code of this workaround.
	may cause a failure of the DMA to terminate	<pre>(void) CyDmaChDisable(channel);</pre>
	properly if a new request occurs during the small terminate	/* Clear any potential DMA requests and re-reset TD pointers */
	processing period.	<pre>while(0u != (CY_DMA_CH_STRUCT_PTR[channel].basic_status[0u] & CY_DMA_STATUS_TD_ACTIVE)) </pre>
		; /* Wait for to be cleared */ }
		<pre>(void) CyDmaChSetRequest(channel, CY_DMA_CPU_TERM_CHAIN); (void) CyDmaChEnable(channel, 1u); while(0u != (CY_DMA_CH_STRUCT_PTR[channel].basic_cfg[0u] & CY_DMA_CH_BASIC_CFG_EN)) {</pre>
		; /* Wait for to be cleared */ }

Component Changes

This section lists the major changes in the component from the previous version.

Version	Description of Changes	Reason for Changes / Impact
· ·		Added explanation of key concepts. Added information on different DMA transfer techniques.
	Added Component Errata Section	PSoC 3 contains a silicon limitation that may cause a failure to properly disable the DMA channel if a new request occurs during the disabling process.
	Added parameter guidance information for CyDmaChEnable(), CyDmaChSetConfiguration() and CyDmaTdSetConfiguration() APIs.	DMA transfer corruption or failure can occur if these APIs are not used properly. Information was added to provide guidance on how to use the APIs to avoid the failure conditions.
	Expanded explanation of CY_DMA_TD_AUTO_EXEC_NEXT	To clarify the operation that takes place in the DMAC and PHUB
	Added References section	Added relevant application notes for this component
1.70.b	Minor datasheet updates.	Clarifying the descriptions for a few APIs.



Version	Description of Changes	Reason for Changes / Impact
1.70.a	Fixed references to obsolete defines.	Previous version of datasheet included references to global defines without the "CY_DMA" prefix. Those defines are obsolete. The defines with the "CY_DMA" prefix should be used instead.
	Clarified use of CY_DMA_DISABLE_TD	CY_DMA_DISABLE_TD should be used as the "next TD" to disable the channel at the end of a chain.
1.70	Added MISRA Compliance section.	The component has three specific deviations.
	Added description of BURST_CNT limitation for intra-spoke DMA.	Intra-spoke DMA must not have BURST_CNT > 16.
	Improved description of request parameter in the SetRequest API.	Clarification
1.60	Added description of CyDmaChRoundRobin() function.	The function was implemented but not described in datasheet.
	Added Address Alignment section.	Explained non-aligned transfer pitfalls and performance impacts.
	Updated description of CyDmacConfigure() function.	The description is updated with the information that this function is called by the startup code if DMA component is placed onto design schematic.
	Minor datasheet edits and updates	
1.50.b	Minor datasheet edits and updates	
1.50.a	Added CyDmaClearPendingDrq API	
	Minor datasheet edits and updates	
1.50	Added the ability to pick the DRQ type.	The old functionality ("Derived" in the new version) wasn't always able to correctly determine the DRQ type so we added the ability to specify it manually. This involved changing the Configure dialog to no longer use the default editor.
	Removed the num_tds parameter.	The number of TDs used depends on the code written. Allowing this number to be specified before equated to a comment and wasn't guaranteed to reflect the actual number used. This number is no longer displayed in the DWR Editor.
	Added a symbol summary.	Provides overview description of the component.
	Squared the corners of the component shape.	Updated to comply with corporate style guide.
	Updated the CyDmaTdSetConfiguration() function.	API automatically handles the termout signals when the NRQ signal is routed/not routed in the schematic.
	Added #define DMATD_TERMOUT_EN to the header file.	This value may be combined with other TD flags to enable the termout(s) used by the component.



Page 32 of 33 Document Number: 001-84992 Rev. *C

Version	Description of Changes	Reason for Changes / Impact
	The assert was obsolete due to other code changes previously made.	

© Cypress Semiconductor Corporation, 2010-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

PSoC® is a registered trademark, and PSoC Creator™ and Programmable System-on-Chip™ are trademarks of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.



Document Number: 001-84992 Rev. *C Page 33 of 33