


# **Graphic LCD Interface (GraphicLCDIntf)**

1.70

### **Features**

- 8- or 16-bit interface to Graphic LCD Controller
- Compatible with many graphic controller devices
- Interfaces with SEGGER emWin graphics library
- Performs read and write transactions
- 2 to 255 cycles for read low pulse width
- 1 to 255 cycles for read high pulse width
- Implements typical i8080 interface



# **General Description**

The Graphic LCD Interface (GraphicLCDIntf) component provides the interface to a graphic LCD controller and driver device. These devices are commonly integrated into an LCD panel. The interface to these devices is commonly referred to as an i8080 interface. This is a reference to the historic parallel bus interface protocol of the Intel 8080 microprocessor.

This component is designed to work with the SEGGER emWin graphics library. This graphics library is provided by Cypress to use with Cypress devices and is available on the Cypress website at <a href="https://www.cypress.com/go/comp\_emWin">www.cypress.com/go/comp\_emWin</a>. This graphics library provides a full-featured set of graphics functions for drawing and rendering text and images.

## When to Use a GraphicLCDIntf

LCD controllers and driver devices are commonly integrated into an LCD panel. They either include or provide the interface to the frame buffer for the display and manage that buffer. The GraphicLCDIntf component performs read and write transactions to this controller. These transactions have the following parameters:

- Read or write
- Address: A one-bit address driven on the d c pin
- Data (8 or 16 bits): Sent on "do" for writes and read on "di" for reads

The GraphicLCDIntf component supports many controllers. Use these three parameters when you configure this component.

- Clock frequency: The frequency for the clock driving this component is often limited by minimum pulse width low for the write signal (this value can be found in the Graphic LCD Controller datasheet). The write pulse is low for a single clock period, so set the clock frequency to satisfy this requirement.
- Read pulse width high: This setting in the customizer is measured in clock cycles. The clock period times the number of cycles set for the pulse width high must satisfy the requirement for read pulse width high for the controller.
- Read pulse width low: This parameter is set in the same way as the read pulse width high parameter. The timing for the read pulse width low must satisfy the controller's requirement for the read pulse width and the requirement for read access time. The data is sampled one clock cycle before the end of the active low read pulse, so the pulse width must be long enough that the access time is satisfied

The following lists the settings for the applicable LCD controller:

### Solomon Systech SSD1289

Clock frequency: 20 MHz (50 ns)

Read pulse width high: 10 clock cycles (500 ns)

Read pulse width low: 10 clock cycles (500 ns)

### Solomon Systech SSD2119

Clock frequency: 25 MHz (40 ns)

Read pulse width high: 13 clock cycles (500 ns)

Read pulse width low: 13 clock cycles (500 ns)

#### Himax HX8347A

Clock frequency: 28.5 MHz (35 ns)

Read pulse width high: 3 clock cycles (105 ns)

Read pulse width low: 11 clock cycles (385 ns)

#### **ILITEK ILI9325**

Clock frequency: 20 MHz (50 ns)



Read pulse width high: 3 clock cycles (150 ns)

Read pulse width low: 3 clock cycles (150 ns)

### **Epson S1D13743**

Clock frequency: 33 MHz (33.3 ns)

Read pulse width high: 2 clock cycles (67 ns)

Read pulse width low: 5 clock cycles (167 ns)

# **Input/Output Connections**

This section describes the input and output connections for the GraphicLCDIntf component. An asterisk (\*) in the list of I/Os indicates that the I/O may be hidden on the symbol under the conditions listed in the description of that I/O.

#### clock

The clock that operates this component. The GraphicLCDIntf operates entirely from a single clock connected to the component.

### di\_lsb[7:0]

The lower eight bits of the input data bus. They are used for data during a read transaction.

Connect these to an input pin on the device and disable the "Input Synchronized" selection for this pin. The signals themselves are inherently synchronized because they are driven based on synchronous output signals.

# di\_msb[7:0] \*

The upper eight bits of the input data bus. They are used for data during a read transaction. They are only present for 16-bit interface mode.

Connect these signals to an input pin on the device and disable the "Input Synchronized" selection for this pin. The signals themselves are inherently synchronized because they are driven based on synchronous output signals.

## do\_lsb[7:0]

The lower eight bits of the output data bus. They are used for data during a write transaction.



## do\_msb[7:0] \*

The upper eight bits of the output data bus. They are used for data during a write transaction. They are only present for 16-bit interface mode.

#### oe

The output enable for the data bus. It is normally connected to the output enable of the Input/Output pin component for the data buses. Refer to the Schematic Macro Information to see how this signal is used.

### d\_c

Data/Command signal. This signal indicates a data transaction when high and a command transaction when low.

#### ncs

Active-low chip select.

#### nwr


Active-low write control signal.

#### nrd

Active-low read control signal.

# **Schematic Macro Information**

PSoC Creator supplies two macros in addition to the standard symbol entry in the component catalog. One macro is for an 8-bit implementation connected to pins and a clock. The other is for a 16-bit implementation connected to pins and a clock.



CYPRESS EMBEDDED IN TOMORROW


Page 4 of 20 Document Number: 001-79294 Rev. \*C

Each macro has the clock set to 20 MHz and the pulse width settings left at the default. These are the correct settings for the SSD1289 Controller.

The "Input Synchronized" option is unchecked on all of the data pins and API generation for all of the pins is turned off.

# **Component Parameters**

Drag a GraphicLCDIntf component onto your design and double-click it to open the **Configure** dialog. The default GraphicLCDIntf settings are the proper settings for operation with the Solomon Systech SSD1289 Controller.



#### **Bus Width**

Determines whether the component supports an 8- or 16-bit parallel interface to a graphic LCD controller. The default setting is **16 bit**.

#### **Low Pulse Width Time**

Determines the number of clock cycles required for the read pulse width low for the controller. This value can be set between 2 and 255 clock cycles (the minimum is 2 because the read value must be sampled one clock before the end of the pulse). The default setting is **10**.

### **High Pulse Width Time**

Determines the number of clock cycles required for read pulse width high for the controller. This value can be set between 1 and 255 clock cycles. The default setting is **10**.



## **Clock Selection**

There is no internal clock in this component. You must attach a clock source. This component operates from a single clock connected to the component.

# **Application Programming Interface**

Application Programming Interface (API) routines allow you to configure the component using software. The following table lists and describes the interface to each function. The subsequent sections discuss each function in more detail.

By default, PSoC Creator assigns the instance name "GraphicLCDIntf\_1" to the first instance of a component in a given design. You can rename the instance to any unique value that follows the syntactic rules for identifiers. The instance name becomes the prefix of every global function name, variable, and constant symbol generated for the component. For readability, the instance name used in the following table is "GraphicLCDIntf."

Function	Description
GraphicLCDIntf_Start()	Starts the GraphicLCDIntf interface.
GraphicLCDIntf_Stop()	Disables the GraphicLCDIntf interface.
GraphicLCDIntf_Write8()	Initiates a write transaction on the 8-bit parallel interface.
GraphicLCDIntf_Write16()	Initiates a write transaction on the 16-bit parallel interface.
GraphicLCDIntf_WriteM8()	Initiates multiple write transactions on the 8-bit parallel interface.
GraphicLCDIntf_WriteM16()	Initiates multiple write transactions on the 16-bit parallel interface.
GraphicLCDIntf_Read8()	Initiates a read transaction on the 8-bit parallel interface.
GraphicLCDIntf_Read16()	Initiates a read transaction on the 16-bit parallel interface.
GraphicLCDIntf_Sleep()	Saves the configuration and disables the GraphicLCDIntf.
GraphicLCDIntf_Wakeup()	Restores the configuration and enables the GraphicLCDIntf.
GraphicLCDIntf_Init()	Initializes or restores the default GraphicLCDIntf configuration.
GraphicLCDIntf_Enable()	Enables the GraphicLCDIntf.
GraphicLCDIntf_SaveConfig()	Saves the configuration of the GraphicLCDIntf.
GraphicLCDIntf_RestoreConfig()	Restores the configuration of the GraphicLCDIntf.



Page 6 of 20 Document Number: 001-79294 Rev. \*C

#### **Global Variables**

Variable	Description
GraphicLCDIntf_initVar	Indicates whether the Graphic LCD Interface has been initialized. The variable is initialized to 0 and set to 1 the first time GraphicLCDIntf_Start() is called. This allows the component to restart without reinitialization after the first call to the GraphicLCDIntf_Start() routine.
	If reinitialization of the component is required then the GraphicLCDIntf_Init() function can be called before the GraphicLCDIntf_Start() or GraphicLCDIntf_Enable() function.

## void GraphicLCDIntf\_Start(void)

**Description:** This function enables Active mode power template bits or clock gating as appropriate.

Configures the component for operation.

Parameters: None
Return Value: None
Side Effects: None

## void GraphicLCDIntf\_Stop(void)

**Description:** This function disables Active mode power template bits or gates clocks as appropriate.

Parameters: None
Return Value: None
Side Effects: None

# void GraphicLCDIntf\_Write8(uint8 d\_c, uint8 data)

**Description:** This function initiates a write transaction on the 8-bit parallel interface. The write is a posted

write, so this function returns before the write has actually completed on the interface. If the command queue is full, this function does not return until space is available to queue this

write request.

Parameters: d\_c: Data (1) or Command (0) indication. Passed to the d\_c pin

data: Data sent on the do\_lsb[7:0] pins

Return Value: None
Side Effects: None



### void GraphicLCDIntf\_Write16(uint8 d\_c, uint16 data)

**Description:** This function initiates a write transaction on the 16-bit parallel interface. The write is a

posted write, so this function returns before the write has actually completed on the interface. If the command queue is full, this function does not return until space is available

to queue this write request.

Parameters: d\_c: Data (1) or Command (0) indication. Passed to the d\_c pin

data: Data sent on the do\_msb[7:0] (most significant byte) and do\_lsb[7:0] (least significant

byte) pins

Return Value: None Side Effects: None

## void GraphicLCDIntf\_WriteM8(uint8 d\_c, uint8 \* data, uint16 num)

**Description:** This function initiates multiple write transactions on the 8-bit parallel interface. Writing of

multiple bytes with one execution of GraphicLCDIntf\_WriteM8, instead of multiple executions of GraphicLCDIntf\_Write8 increases the write performance on the interface.

Parameters: d\_c: Data (1) or Command (0) indication. Passed to the d\_c pin

data: Pointer to a write buffer. Data from the buffer are sent on the do\_lsb[7:0] pins

num: Number of bytes to write

Return Value: None
Side Effects: None

# void GraphicLCDIntf\_WriteM16(uint8 d\_c, uint16 \* data, uint16 num)

**Description:** This function initiates multiple write transactions on the 16-bit parallel interface. Writing of

multiple words with one execution of GraphicLCDIntf\_WriteM16, instead of multiple executions of GraphicLCDIntf Write16 increases the write performance on the interface.

Parameters: d\_c: Data (1) or Command (0) indication. Passed to the d\_c pin

data: Pointer to a write buffer. Data from the buffer are sent on the do msb[7:0] (most

significant byte) and do\_lsb[7:0] (least significant byte) pins

num: Number of words to write

Return Value: None
Side Effects: None



Page 8 of 20 Document Number: 001-79294 Rev. \*C

### uint8 GraphicLCDIntf\_Read8(uint8 d\_c)

**Description:** This function initiates a read transaction on the 8-bit parallel interface. The read executes

after all currently posted writes have completed. This function waits until the read

completes and then returns the read value.

**Parameters:** d\_c: Data (1) or Command (0) indication. Passed to the d\_c pin.

**Return Value:** 8-bit read value from the di\_lsb[7:0] pins

Side Effects: None

### uint16 GraphicLCDIntf\_Read16(uint8 d\_c)

**Description:** This function initiates a read transaction on the 16-bit parallel interface. The read executes

after all currently posted writes have completed. This function waits until the read

completes and then returns the read value.

**Parameters:** d\_c: Data (1) or Command (0) indication. Passed to the d\_c pin.

Return Value: 16-bit read value from the di\_msb[7:0] (most significant byte) and di\_lsb[7:0] (least

significant byte) pins

Side Effects: None

## void GraphicLCDIntf\_Sleep(void)

**Description:** This is the preferred routine to prepare the component for sleep. The

GraphicLCDIntf\_Sleep() routine saves the current component state. Then it calls the GraphicLCDIntf\_Stop() function and calls GraphicLCDIntf\_SaveConfig() to save the hardware configuration. Disables Active mode power template bits or clock gating as

appropriate.

None

Call the GraphicLCDIntf\_Sleep() function before calling the CyPmSleep() or the CyPmHibernate() function. See the PSoC Creator System Reference Guide for more

information about power-management functions.

Parameters: None

**Return Value:** 

Side Effects: None



### void GraphicLCDIntf\_Wakeup(void)

**Description:** This is the preferred routine to restore the component to the state when

GraphicLCDIntf\_Sleep() was called. The GraphicLCDIntf\_Wakeup() function calls the GraphicLCDIntf\_RestoreConfig() function to restore the configuration. If the component was

enabled before the GraphicLCDIntf\_Sleep() function was called, the

GraphicLCDIntf\_Wakeup() function also re-enables the component. Enables Active mode

power template bits or clock gating as appropriate.

Parameters: None Return Value: None

Side Effects: Calling the GraphicLCDIntf Wakeup() function without first calling the

GraphicLCDIntf\_Sleep() or GraphicLCDIntf\_SaveConfig() function can produce unexpected

behavior.

## void GraphicLCDIntf\_Init(void)

**Description:** This function initializes or restores the component according to the customizer Configure

dialog settings. It is not necessary to call GraphicLCDIntf Init() because the

GraphicLCDIntf\_Start() routine calls this function and is the preferred method to begin component operation. Only the static component configuration that defines Read Low and

High Pulse Widths will be restored to its initial values.

Parameters: None Return Value: None

Side Effects: This reinitializes the component but it does not clear data from the FIFOs, and it does not

reset the component hardware state machine. The current transaction is performed on the

bus.

## void GraphicLCDIntf\_Enable(void)

**Description:** This function activates the hardware and begins component operation. It is not necessary

to call GraphicLCDIntf\_Enable() because the GraphicLCDIntf\_Start() routine calls this

function, which is the preferred method to begin component operation.

Parameters: None
Return Value: None
Side Effects: None



Page 10 of 20 Document Number: 001-79294 Rev. \*C

### void GraphicLCDIntf\_SaveConfig(void)

**Description:** This function saves the component configuration and nonretention registers. It also saves

the current component parameter values, as defined in the Configure dialog or as modified by appropriate APIs. This function is called by the GraphicLCDIntf\_Sleep() function. The compile-time component configuration that defines read low and high pulse widths is

stored.

Parameters: None
Return Value: None
Side Effects: None

### void GraphicLCDIntf\_RestoreConfig(void)

**Description:** This function restores the configuration of GraphicLCDIntf nonretention registers. The API

is called by GraphicLCDIntf\_Wakeup to restore component nonretention registers.

Parameters: None Return Value: None

Side Effects: If this API is called before GraphicLCDIntf\_SaveConfig(), the component configuration for

read low and high pulse widths is restored to the values provided with the customizer.

# **MISRA Compliance**

This section describes the MISRA-C:2004 compliance and deviations for the component. There are two types of deviations defined:

- project deviations deviations that are applicable for all PSoC Creator components
- specific deviations deviations that are applicable only for this component

This section provides information on component-specific deviations. Project deviations are described in the MISRA Compliance section of the *System Reference Guide* along with information on the MISRA compliance verification environment.

The GraphicLCDIntf component has not been verified for MISRA-C:2004 coding guidelines compliance.

# Sample Firmware Source Code

PSoC Creator provides many example projects that include schematics and example code in the Find Example Project dialog. For component-specific examples, open the dialog from the Component Catalog or an instance of the component in a schematic. For general examples, open the dialog from the Start Page or **File** menu. As needed, use the **Filter Options** in the dialog to narrow the list of projects available to select.



Refer to the "Find Example Project" topic in the PSoC Creator Help for more information...

# **Functional Description**

### **Bus Transactions**

This interface can perform either a read or a write transaction. These transactions have the following parameters:

- Read or write
- Address: In this case it is a one bit address driven on the d\_c pin
- Data (8 or 16 bits): Sent on "do" for writes and read on "di" for reads.

The implementation assumes that the CPU sends a command byte to the component using a command FIFO. That command byte indicates read or write and provides the d\_c bit.

#### **Idle Condition**

When neither a read nor a write is occurring on the interface, the interface is in the idle state. The values for the output pins in that condition are:

- d\_c: Don't care (may be left at its last state)
- ncs: 1
- nwr: 1
- nrd: 1
- do: Don't care (may be left at its last state)
- oe: 0

In the description of the read and write transactions, any signal not listed is idle.


CYPRESS\*
EMBEDDED IN TOMORROW

Page 12 of 20 Document Number: 001-79294 Rev. \*C

#### Write Transaction

Figure 1 shows the timing diagram for a write transaction on the parallel interface.

**Figure 1. Write Transaction Timing Diagram** 




This diagram shows that the write transaction requires three clock cycles. The timing diagram is the same regardless of the bit width. This transaction can be immediately preceded or followed by another read or write transaction or may be in the idle state before or after a write transaction.

The interface to the CPU allows the CPU to make posted write requests (request a write providing the address and data and then proceed before the transaction is actually completed on parallel bus). The implementation allows the CPU to have four write requests outstanding without stalling.

#### **Read Transaction**

Figure 2 shows the timing diagram for a read transaction on the parallel interface.

Figure 2. Read Transaction Timing Diagram



This diagram shows that the read transaction requires a variable number of clock cycles depending on the setting for the high and low read pulse widths. The timing diagram is the same



Document Number: 001-79294 Rev. \*C


regardless of the bit width. Note that the data input is sampled one clock cycle before the end of the ncs and nrd low pulses. This transaction can be immediately preceded or followed by another read or write transaction or may be in the idle state before or after a read transaction.

The ordering of reads and writes is maintained (reads occur before posted writes have completed). Reads require the CPU to wait for the completion of the read transaction before proceeding.

# **Block Diagram and Configuration**

The GraphicLCDIntf component is implemented as a set of configured UDBs. Figure 3 shows this implementation.

Figure 3. Block Diagram



Page 14 of 20 Document Number: 001-79294 Rev. \*C

# Registers

### **GraphicLCDIntf\_STATUS\_REG**

Bits	7	6	5	4	3	2	1	0
Value		reserved						F0_half_ empty

- F0 half empty: If set, there is at least two bytes of room in the command/data FIFO.
- data\_valid: Set if read data is valid for the CPU. This bit is cleared when the CPU reads the register.

### GraphicLCDIntf\_DIN\_LSB\_DATA\_REG

Bits	7	6	5	4	3	2	1	0
Value		di_lsb[7:0]						

The lower eight bits of the input data bus for read transaction

You can read the register value with the GraphicLCDIntf\_Read8() API function for an 8-bit interface. The value is the least significant byte of returned value from the GraphicLCDIntf\_Read16() API function for a 16-bit interface.

### GraphicLCDIntf\_DIN\_MSB\_DATA\_REG

	Bits	7	6	5	4	3	2	1	0
'	Value		di_msb[7:0]						

The upper eight bits of the input data bus for read transaction

The register value is the most significant byte of returned value from the GraphicLCDIntf\_Read16() API function for a 16-bit interface.

**Note** The DIN\_LSB\_DATA\_REG and DIN\_MSB\_DATA\_REG bits are cleared when CPU firmware reads these registers.

## Resources

The Graphic LCD Interface component is placed throughout the UDB array. The component utilizes the following resources.

	Resource Type							
Configuration	Datapath Cells	Macrocells	Status Cells	Control Cells	DMA Channels	Interrupts		
8-bit interface	1	11	2	_	_	_		
16-bit interface	2	11	3	-	-	-		



# **API Memory Usage**

The component memory usage varies significantly, depending on the compiler, device, number of APIs used and component configuration. The following table provides the memory usage for all APIs available in the given component configuration.

The measurements have been done with the associated compiler configured in Release mode with optimization set for Size. For a specific design the map file generated by the compiler can be analyzed to determine the memory usage.

	PSoC 3 (Keil_PK51)		PSoC 5	(GCC)	PSoC 5LP (GCC)	
Configuration	Flash Bytes	SRAM Bytes	Flash Bytes	SRAM Bytes	Flash Bytes	SRAM Bytes
8-bit interface	158	1	256	5	184	1
16-bit interface	196	1	264	5	192	1

## DC and AC Electrical Characteristics

Specifications are valid for  $-40 \, ^{\circ}\text{C} \le T_{\text{A}} \le 85 \, ^{\circ}\text{C}$  and  $T_{\text{J}} \le 100 \, ^{\circ}\text{C}$ , except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

### **DC Characteristics**

Parameter	Description	Min	Typ <sup>[1]</sup>	Max	Units	
I <sub>DD(8-bit)</sub>	Component current consumption					
	Idle current <sup>[2]</sup>	_	5	_	μΑ/MHz	
	Write current <sup>[3]</sup>	_	10	_	μA	
I <sub>DD(16-bit)</sub>	Component current consumption					
	Idle current <sup>[2]</sup>	_	8	_	μΑ/MHz	
	Write current <sup>[3]</sup>	_	20	_	μΑ	

CYPRESS EMBEDDED IN TOMORROW

Page 16 of 20 Document Number: 001-79294 Rev. \*C

<sup>1.</sup> Device IO and clock distribution current not included. The values are at 25 °C.

<sup>2.</sup> Current consumed by component while no transactions are performed on the interface.

<sup>3.</sup> Additional current consumed when component is performing write transactions on the interface. This value represents the current consumption for each 100K writes per second. This value should be added to the Idle current.

# **AC Characteristics**


Parameter	Description	Min	Тур	Max	Unit
fclock	Component clock frequency	-	-	33	MHz
tas	Address setup time	1	-	-	t <sub>CY_clock</sub> <sup>[4]</sup>
tpwLw	Pulse width low write	-	1	-	t <sub>CY_clock</sub>
tpwhw	Pulse width high write	3	-	-	t <sub>CY_clock</sub>
tpwlr	Pulse width low read	2	-	255	t <sub>CY_clock</sub>
t <sub>PWHR</sub>	Pulse width high read	1	-	255	t <sub>CY_clock</sub>
t <sub>AH</sub>	Address hold time				
	Write	2	-	-	t <sub>CY_clock</sub>
	Read	<b>t</b> PWHR	-	-	t <sub>CY_clock</sub>
tcycle	Clock cycle time				
	Write cycle	4	-	-	t <sub>CY_clock</sub>
	Read cycle	tpwlr + tpwrh + 1	-	_	t <sub>CY_clock</sub>
tosw	Data setup time	-	1	-	t <sub>CY_clock</sub>
t <sub>DHW</sub>	Data hold time	-	1	-	t <sub>CY_clock</sub>
tacc	Data access time	-	t <sub>PWHR</sub> – 1	-	t <sub>CY_clock</sub>
tohr	Output hold time	-	0	-	t <sub>CY_clock</sub>

<sup>4.</sup>  $t_{CY\_clock} = 1/f_{CLOCK}$ . This is the cycle time of one clock period



Document Number: 001-79294 Rev. \*C Page 17 of 20

**Figure 4. Data Transition Timing Diagram** 





Page 18 of 20 Document Number: 001-79294 Rev. \*C

#### How to Use STA Results for Characteristics Data

You can calculate the maximums for your designs with the Static Timing Analysis (STA) results using the following methods:

fcLocκ Maximum component clock frequency appears in Timing results in the clock summary as the named component clock (CLK in this case). The following graphic shows an example of the clock limitations.

## Clock Summary Section

Clock	Domain	Nominal Frequency	Required Frequency	Maximum Frequency V	/iolation
CyILO	CyILO	1.000 kHz	1.000 kHz	N/A	
CyIMO	CyIMO	3.000 MHz	3.000 MHz	N/A	
CyMASTER CLK	CyMASTER CLK	60.000 MHz	60.000 MHz	N/A	
CLK	CYMASTER CLK	20.000 MHz	20.000 MHz	59.492 MHz	
CyBUS CLK	CyMASTER CLK	60.000 MHz	60.000 MHz	N/A	
CyPLL OUT	CyPLL OUT	60.000 MHz	60.000 MHz	N/A	

The remaining parameters are implementation-specific and are measured in clock cycles. They can be divided into two categories.

The parameters that are used to configure the component:

**t**PWLW The minimum pulse width low time for the write signal

**t**PWLR The minimum pulse width low time for the read signal

tpwhr The minimum pulse width high time for the read signal

You can find the specific description of how to use these parameters when configuring the component in the When to Use a GraphicLCDIntf section on page 1.

The parameters that are fixed based on the component implementation:

tpwhw The minimum pulse width high time for the write signal

The minimum amount of time the address signal is valid before the falling edge of the nwr/nrd signal

The minimum amount of time the address signal is valid after the rising edge of the nwr/nrd signal

tcycle The period of time during which a single transaction (write/read) is performed on the interface

tosw The minimum amount of time the data is valid before the rising edge of the write signal

**t**<sub>DHW</sub> The minimum amount of time the data is valid after the rising edge of the write signal

tacc The minimum amount of time the data is sampled after the negative edge of the read signal

**t**<sub>DHR</sub> The minimum amount of time the data should be valid after rising edge of the nrd signal



# **Component Changes**

This section lists the major changes in the component from the previous version.

Version	Description of Changes	Reason for Changes / Impact
1.70.c	Minor datasheet edits.	
1.70.b	Minor datasheet edits.	
1.70.a	Added MISRA Compliance section.	The component was not verified for MISRA compliance.
1.70	Added GraphicLCDIntf_WriteM8/16 APIs to the component.	Increase the performance of image drawing operations of the emWin graphics library.
	Added DC characteristics section to datasheet.	
1.61	Added all component APIs with the CYREENTRANT keyword when they	Not all APIs are truly reentrant. Comments in the component API source files indicate which functions are candidates.
	are included in the .cyre file.	This change is required to eliminate compiler warnings for functions that are not reentrant used in a safe way: protected from concurrent calls by flags or Critical Sections.
	Added timing constraints to mark false timing paths in the component.	Removes paths that are not used from timing analysis. This avoids false timing violation messages.
1.60.a	Removed references to the associated kits from the datasheet.	
1.60	Resampled the FIFO block status signals to the DP clock.	Allows the component to function with the same timing results for all PSoC 3 and PSoC 5 silicons.
	Added characterization data to the datasheet	
	Minor datasheet edits and updates	

© Cypress Semiconductor Corporation, 2012-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.



Page 20 of 20 Document Number: 001-79294 Rev. \*C