

Net Tie

1.50



Features

- Connects two analog routes
- Connects a constrained analog route with an unconstrained analog route
- Connects two analog routes with different routing resource constraints

General Description

The Net Tie Component connects two analog routes to each other. Each of the routes may have a different analog resource constraint.

When to Use a Net Tie

The Net Tie Component can be used to split an analog route for fine-grained control of analog routing.

Typically, one or both of the signals connected to the Net Tie Component will have an Analog Constraint (see the Analog Constraint datasheet for details). See [Functional Description](#) in this datasheet for examples

Input/Output Connections.

This section describes the various input and output connections for the Net Tie Component. An asterisk (*) in the list of I/Os indicates that the I/O may be hidden on the symbol under the conditions listed in the description of that I/O.

net_a – Input/Output

Connects to an analog route to be joined.

net_b – Input/Output

Connects to an analog route to be joined.

Component Parameters


The Net Tie Component has no configurable parameters, other than the Built-in parameters that exist for all Components.

Resources


The Net Tie Component itself does not consume hardware resources; however, the analog router will use analog routing resources as necessary to implement the connection.

Functional Description


You can use the Net Tie Component to connect a constrained signal to an unconstrained signal. The Components on the left are connected using AMUXBUSR. The analog router automatically selects routing resources to connect to the Component on the right.



You can use the Net Tie Component to connect two constrained signals. The Components on the left are connected using AMUXBUSR. The Component on the right is connected using AGL[4]. The analog router automatically selects routing resources to connect the signals together.



You can use the Net Tie Component to connect two unconstrained signals, but in this case the Net Tie is not necessary.



Component Changes

This section lists the major changes in the Component from the previous version.

Version	Description of Changes	Reason for Changes / Impact
1.50.c	Minor datasheet edits.	
1.50.b	The Component was made visible for PSoC 6.	
1.50.a	Minor datasheet edits and updates	

© Cypress Semiconductor Corporation, 2012-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical Components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical Component is any Component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

