


# Pins

## 2.10

## Features

- Rapid setup of all pin parameters and drive modes
- Allows PSoC Creator to automatically place and route signals
- Allows interaction with one or more pins simultaneously



## General Description

The Pins component allows hardware resources to connect to a physical port-pin. It provides access to external signals through an appropriately configured physical IO pin. It also allows electrical characteristics (e.g., Drive Mode) to be chosen for one or more pins; these characteristics are then used by PSoC Creator to automatically place and route the signals within the component.

Pins can be used with schematic wire connections, software, or both. To access a Pins component from component Application Programming Interfaces (APIs), the component must be contiguous and non-spanning. This ensures that the pins are guaranteed to be mapped into a single physical port. Pins components that span ports or are not contiguous can only be accessed from a schematic or with the global per-pin APIs (see the [Application Programming Interface](#) section for details).

**Note** There are #defines created for each pin in the Pins component to be used with global APIs. A Pins component can be configured into many combinations of types. For convenience, the Component Catalog provides four preconfigured Pins components: Analog, Digital Bidirectional, Digital Input, and Digital Output.

## When to Use a Pins Component


Use the Pins component when a design must generate or access an off-device signal through a physical IO pin. Pins are the most commonly used component in the Component Catalog. For example, they are used to interface with potentiometers, buttons, LEDs, and peripheral sensors such as proximity detectors and accelerometers.

## Input/Output Connections

This section describes the various input and output connections for the Pins component.


### Display of Pins

Pins can be configured into complex combinations of digital input, digital output, digital bidirectional, and analog. Simple configurations are generally shown as single pins. More complex types of pins are shown as standard components with a bounding box.



### Display of Locked Pins

When you assign a Pins component to a physical General Purpose IO (GPIO) or Serial IO (SIO) pin using the PSoC Creator Design-Wide Resources Pin Editor, the tooltip for the Pins component shows the specific pin assignments. If you lock a pin assignment, the display of the component indicates the assignment, as shown in the following example:



**Note** If the Pins component is set to **Display as Bus**, the display of the component does not display any locked pin assignments; however, the tooltip still displays this information.


### Analog

Configure your Pins component as Analog any time your design requires a connection between a device pin and an internal analog terminal connected with an analog wire. When configured as analog, the terminal is shown on the right side of the symbol with the connection drawn in the color of an analog wire.



An analog Pins component may also support digital input or output connections, or both, as well as bidirectional connections. It is possible to short together digital output and analog signals on

the same pin. This can be useful in some applications, but is not a general use case, and should be used with care.



## Digital Input


Configure a Pins component as digital input any time your design requires a connection between a device pin and an internal digital input terminal, or if the pin's state is read by the CPU/DMA. In all cases using digital-input pins, the pin state is readable by the CPU/DMA. Additionally, if the schematic terminal (HW Connection) is displayed it can be routed to other components in the schematic.

When visible, the terminal is shown on the right side of the symbol. The connection is drawn in the color of a digital wire with a small input buffer to show signal direction.



A digital-input Pins component may also support digital output and analog connections.

Digital Input with  
Output and Analog




## Digital Output

Configure a Pins component as digital output any time a device pin is to be driven to a logic high or low. In all such cases, the pin state is writeable by the CPU/DMA. Additionally, if the terminal is displayed it can be routed from other components in the schematic. When visible, the terminal is shown on the left side of the symbol. The connection is drawn in the color of a digital wire with a small output buffer to show signal direction.



A digital-output Pins component may also support digital input and analog connections.



## Digital Output Enable

Select digital output enable when digital logic is to be used to quickly control the pin output driver without CPU intervention. A high logic level on this terminal enables the pin output driver as configured by the **Drive Mode** parameter on the **General** subtab. A logic low level on this terminal disables the pin output driver and makes the pin assume the HI-Z drive mode. This terminal is shown when a component is configured with digital output using a schematic connection, and when the digital output enable has been selected. The digital output enable appears on the left side of the symbol and connects to the digital output buffer. It is drawn in the color of a digital wire.


**Note** The digital output enable terminal is only applicable for hardware signals. It does not apply when the pin is controlled using firmware.

When the pin is set to **Display as Bus**, only one output enable is provided regardless of the Pins component width because all of the pins share the same output enable. When not displayed as a bus, individual output enables are provided per pin.



A digital output enable Pins component may also support input and analog connections.

Digital Output Enable  
with Input




## Digital Bidirectional

Configure a Pins component as digital bidirectional any time your design requires a connection between a device pin and an internal digital bidirectional terminal. Digital bidirectional mode is most often used with a communication component like I<sup>2</sup>C. When configured as digital bidirectional, the terminal is shown on the left side of the symbol with the connection drawn in the color of a digital wire with input and output buffers showing that the signal is bidirectional.



A bidirectional Pins component may also support analog connections.

Digital Bidirectional  
with Analog




## Vref

To configure a Pins component to use a Vref signal:

- Use a digital input or bidirectional terminal and set the **Threshold** parameter to **Vref** on the **Input** subtab, or
- Use a digital output or bidirectional terminal and configure the **Drive Level** to **Vref** on the **Output** subtab

Using a Vref requires an SIO pin, indicated with a pink outline. All pins can supply their respective V<sub>DDIO</sub> supply voltages. SIO pins can also supply a programmable or analog-routed voltage for interface with devices at a different potential than the SIO's V<sub>ddio</sub> voltage. The Vref terminal provides the analog routed voltage supplied to the SIO pin. SIO pins can also use the Vref input as the input threshold for an SIO.


The Vref signal displays on the right side of the component, extending from the bottom of the SIO single pin or the SIO pin pair, depending on how it is configured. Each SIO pin pair shares a single Vref input.



Vref can only be used in conjunction with another digital input or output connection.

**Note** When using Vref, you cannot select "Analog."


Vref with  
Digital Input & Output



## IRQ

To configure a Pins component with a port-dedicated interrupt, you must use a digital input and configure the **Interrupt** parameter. When interrupts are used, the Pins component displays with a bounding box, and the IRQ is displayed extending from the bottom of the component. The typical use case is to connect an Interrupt component to this terminal. This will allow the pin to use the dedicated Port Interrupt Controller Unit (PICU) to trigger its interrupts.

For PSoC 5LP, if the Pin Interrupt is used to wake the part up from sleep or hibernate low-power mode, the Interrupt component connected to the Pins irq terminal may not have **InterruptType** set to "RISING\_EDGE;" it must be set to "LEVEL" or "Derived."



An Interrupt can be used in all configurations of the Pins component, as long as you include digital input.

For more information on configuring the interrupt, see the **Interrupt** parameter description.


Alternatively, any digital input hardware connection can also be connected to an Interrupt component, providing the ability to generate a pin interrupt on high or low logic level versus on an edge event. Using the digital input connection as a source for the interrupt does not use the dedicated pin interrupt logic (PICU) configured with this parameter, but instead consumes digital system interconnect (DSI) routing resources.

## PSoC 4 Specific Connections

The following terminals are only available on PSoC 4 devices. They can be used when **Sync Mode** is set to other modes besides "transparent."


### In Clock

On PSoC 4, the Pins component can use a Clock component or a digital signal as the clock for the input synchronization logic. If the **In Clock** parameter is specified to be "External," the in\_clk terminal is exposed to allow connection on the schematic.




### In Clock Enable

On PSoC 4, the Pins component can use a digital signal as the clock enable for the input synchronization logic. If the **In Clk En** parameter is specified to be "External," the in\_en terminal is exposed to allow connection on the schematic.




### In Reset

On PSoC 4, the Pins component can use a digital signal as the reset for the input synchronization logic. If the **In Reset** parameter is specified to be "External," the in\_rst terminal is exposed to allow connection on the schematic.



## Out Clock


On PSoC 4, the Pins component can use a Clock component or a digital signal as the clock for the output synchronization logic. If the **Out Clock** parameter is specified to be "External," the out\_clk terminal is exposed to allow connection on the schematic.



**Note** This configuration can be used to drive the clock signal to a pin on PSoC 4 devices. Refer to the **Output Mode** parameter for more information on its usage.


## Out Clock Enable

On PSoC 4, the Pins component can use a digital signal as the clock enable for the input synchronization logic. If the **Out Clk En** parameter is specified to be "External," the out\_en terminal is exposed to allow connection on the schematic. If **Output Mode** is set to "Clock" or "Clock-Inverted," then this signal will act as an enable signal to the clock.



## Out Reset

On PSoC 4, the Pins component can use a digital signal as the reset for the output synchronization logic. If the **Out Reset** parameter is specified to be "External," the out\_rst terminal is exposed to allow connection on the schematic.






## Component Parameters

Drag a Pins component onto the design schematic and double click it to open the **Configure** dialog. This dialog is used to set component-wide parameters, such as the power-on reset state and physical pin mapping constraints. The parameters are organized into separate tabs.

### Pins Tab

The **Pins** tab has three areas: a toolbar, pin tree, and a set of subtabs. The toolbar is used to determine how many physical pins are managed by the component and determine their order. The subtabs are used to set the pin-specific attributes, such as pin type, drive mode, and initial drive state. The pin tree works with the subtabs to allow you to choose the specific pins to which these attributes are applied.







### Toolbar

The toolbar contains these commands:

- **Number of pins** – The number of device pins controlled by the component. Valid values are between 1 and 64. The default value is 1.

**Note** Some configurations can only be placed into a single physical port; therefore, the default maximum number of pins is limited to 8 or less. When the component is configured as noncontiguous and spanning, the maximum number of pins can be set up to 64 because they no longer need to be placed into a single physical port.



-  **Delete Pin** – Deletes selected pins from the tree.
-  **Add/Change Alias** – Opens a dialog to add or change the alias name for a selected pin in the tree. You can also double-click a pin or press [F2] to open the dialog.
-  **Move Up/Down** – Moves the selected pins up or down in the tree.
-  **Pair/Unpair SIOs** – Pairs or unpairs selected SIO pins (identified by a pink outline) in the tree.

This control specifies whether pins that require SIO should be placed in the same SIO pair on the device. Pairing pins results in fewer physical SIO pins being "wasted." This is because an unpaired pin that requires SIO cannot share its SIO pair on the device with another pin that requires SIO. For pins to share an SIO pair on the device, they must have their per-pair settings configured the same way and be adjacent.

A pin requires SIO if **Hot Swap** is selected, **Threshold** is set to anything but "LVTTL" or "CMOS," **Drive Level** set to "Vref," and/or **Current** is set to "25mA sink."


## Pin Tree

This area displays all of the pins for the component. You can individually select one or more pins to use with the toolbar commands and subtabs. Each pin displays its name, which consists of the Pins component name + '\_' + individual pin alias.

Below the tree is a preview area that shows what the selected Pins component symbol will look like with various options selected for that specific pin.

## General Subtab

This is the default subtab displayed for the **Pins** tab.



It contains the following parameters:

### Type

This is where you choose the type of pins for your component using the check boxes.

- **Analog** – Select **Analog** to enable the analog pin terminal to allow analog signal routing to other components. Selecting analog forces the pin to be physically placed on a GPIO pin and not an SIO pin.
- **Digital Input** – Select **Digital Input** to enable the digital input pin terminal (optional) and enable the **Input subtab** for additional configuration options related to inputs.
  - **HW Connection** – This parameter determines whether the digital input terminal for an input pin is displayed in the schematic. If displayed, the pin provides a digital signal to the DSI for use with hardware components. Independent of this selection, all pins can always be read by the CPU through registers or APIs. If this option is not selected, the terminal is not displayed and it is controlled only by software APIs.
- **Digital Output** – Select **Digital Output** to enable the digital output pin terminal (optional) and enable the **Output subtab** for additional configuration options related to outputs.
  - **HW Connection** – This parameter determines whether the digital output terminal for a given output pin is displayed in the schematic. If displayed, the pin outputs the digital signal supplied by hardware components through the DSI. If not displayed, the output logic level is determined by CPU register or API writes. If this option is not selected, the terminal is not displayed and it is controlled only by software APIs.
  - **Output Enable** – This parameter allows the use of the output enable feature of pins and displays the output enable input terminal. The output enable feature allows a hardware signal to control the pin's output drivers without requiring the

CPU to write registers. A high logic level configures the output drivers, as set in the **Drive Mode** parameter. A low logic level disables the output drivers and places the pin into the HI-Z drive mode.


- **Bidirectional** – Enabling the **Bidirectional** parameter is functionally equivalent to enabling the **Digital Input** with **HW Connection** and the **Digital Output** with **HW Connection** parameters. The difference is that only a single bidirectional terminal is displayed on the component symbol rather than separate input and output terminals. Both the **Input subtab** and **Output subtab** are enabled for further configuration.
- **Show External Terminal** – Allows connections to Off-Chip components in the Component Catalog to illustrate circuitry external to PSoC.

### Drive Mode

This parameter configures the pin to provide one of the eight available pin drive modes. The defaults and legal choices are influenced from the **Type** selections. Refer to the device datasheet for more details on each drive mode. A diagram shows the circuit representation for each drive mode as it is selected.

- If the **Type** is Digital Input or Digital Input/Analog, the default is High Impedance Digital.
- If the **Type** is Analog, the default is High Impedance Analog. This is the only pin drive mode that can support purely Analog pins.
- If the **Type** is Bidirectional or Bidirectional/Analog, the default is Open Drain, Drives Low.
- All other pin types default to Strong Drive.

The diagram for each drive mode is as follows:



- The "DR" connection is driven from either the Digital System (when the Digital Output terminal is connected) or the Data Register (when HW Connection is disabled).

- The "PS" connection drives the Pin State register. It also drives the Digital System if the Digital Input terminal is enabled and connected.
- The analog connection connects directly to the pin.

## Notes

- If any of the three resistive drive modes (Resistive Pull Up, Resistive Pull Down, Resistive Pull Up/Down) is used, setting the output **Drive Level** to "Vref" does not work.
- Direct connection of pins to fixed function hardware blocks on PSoC 4 devices have drive mode limitations. Refer to the device TRM for more information on the restrictions.

For example, PSoC 4000 devices permit only direct connections to the peripherals. The drive mode is limited for the following peripheral connections.

Peripheral	I/O	Drive Mode Limitation
TCPWM	Input	Limited to HiZ Digital. No other drive modes are allowed
	Output	No restrictions

- For over voltage tolerance to work properly, the pin must be in one of the following **Drive Modes**:
  - High Impedance Analog
  - High Impedance Digital
  - Open Drain, Drives Low
- The USBIO pins only support the "Open Drain, Drives Low" and "Strong Drive" **Drive Modes**. In order to use USBIO pins as inputs, the "Open Drain, Drives Low" option should be used.

## Initial Drive State

This parameter specifies the pin-specific initial value written to the pin's Data Register after a device reset/power-on. This happens during port configuration process in device start-up code. Unless changed manually or automatically configured to logic high (1) by the pin **Drive Mode** parameter, all pins default to logic low (0). The initial drive state is configured high (1) by default only for the "Resistive Pull Up" and "Resistive Pull Up/Down" **Drive Modes** to ensure the pull-up resistor is active.

On PSoC 4, the initial drive state is not configurable for hardware digital output pins. This is driven by the signal attached to it and hence the initial drive state does not get set at the output.

**Note** PSoC 4 device pins default to Hi-Z Analog at device startup. The initial drive state will not take effect until the port configuration in the start-up code.



**Note** For PSoC 3 and PSoC 5LP devices, this should not be confused with the **Power-On Reset** setting under the main **Reset** tab. That attribute affects the state of the whole port of which the pin is a member, from the moment of reset, before any other device configuration (including Initial drive state configuration).

### *Minimum Supply Voltage*

This parameter selects the requested minimum high logic level output voltage. The requested voltage must be provided by one of the  $V_{DDIO}$  supply inputs. This selection ensures that the Pins component will be mapped onto pins that can support its required output voltage. If left blank, the component has no voltage requirements, allowing placement to a pin supplied by any of the available  $V_{DDIO}$  voltages.

Valid values are determined by the settings in the Design-Wide Resources System Editor (in the `<project>.cydwr` file) for  $V_{DDIO0}/V_{DDIO1}/V_{DDIO2}/V_{DDIO3}$ , or  $V_{DDD}$  on devices that do not have independent  $V_{DDIO}$  settings. Depending on the selected device, you could have two USB pins that will use  $V_{DDD}$  as their voltage available for placement. The pin cannot be placed if this value is not less than or equal to the maximum value set for those settings. This range check is performed outside this dialog; the results appear in the Notice List window if the check fails.


### *Hot Swap*

A pin configured for hot swap capability is mapped to an SIO or a GPIO Over-Voltage Tolerance (GPIO\_OVT) pin that supports this capability in hardware. Hot swap capability allows the voltage present on the pin to rise above the pin's  $V_{DDIO}$  voltage, up to 6.0 V. Hot swap also does not allow a pin with any voltage up to 6.0 V present to leak current into the PSoC device even when the PSoC device is not powered. Hot swap is useful for connecting the PSoC device when unpowered to a communications bus like I<sup>2</sup>C without shorting the bus or back powering the PSoC device.

- Disabled – Default
- Enabled – Requires SIO or GPIO\_OVT

## Input Subtab

The **Input** subtab specifies input settings. If the **Type** is not "Digital Input" or "Bidirectional," this subtab is disabled because you do not need to specify input information.



### Threshold

This parameter selects the threshold levels that define a logic high level (1) and a logic low level (0) for the entire port that the pin is placed on. "CMOS" is the default and should be used for the vast majority of application connections. The other threshold levels allow for easy interconnect with devices with custom interface requirements that differ from that of CMOS. A pin specified as "CMOS or LVTTL" will default to CMOS, but may be configured as LVTTL in order to be placed in a port configured as LVTTL. Thresholds that are derived from Vddio or Vref require the use of an SIO pin.

- CMOS – Default
- LVTTL
- CMOS or LVTTL
- 0.4 x Vddio – Requires SIO
- 0.5 x Vddio – Requires SIO
- 0.5 x Vref – Requires SIO
- Vref – Requires SIO
- CMOS 1.8V

### Hysteresis

This parameter is used to configure the pin hysteresis. The hysteresis is always enabled for all pins except for SIOs in PSoC 3 and PSoC 5LP. In this case, the parameter allows the differential hysteresis to be enabled or disabled.

- Disabled – Default for PSoC 3 or PSoC 5LP SIOs.
- Enabled



### *Interrupt*

This parameter selects whether the pin can generate an interrupt and, if selected, the interrupt type. The pin interrupt can be generated with a rising edge, falling edge, or both edges. If set to anything but "None," you must configure the component to be contiguous so that it is mapped into a single physical port. A single port is required because all pins in a port logically OR their interrupts together and generate a single interrupt signal and symbol terminal via Port Interrupt Controller Unit (PICU).

This parameter uses dedicated pin interrupt logic, which latches the pins that generated the interrupt events. After an interrupt occurs, the [Pin\\_ClearInterrupt\(\)](#) function must be called to clear the latched pin events to enable detection of future events. If more than one pin in the Pins component can generate an interrupt, the [Pin\\_ClearInterrupt\(\)](#) return value can be decoded to determine which pins generated interrupt events.

**Note** Some ports do not have dedicated PICUs and can only use the Combined Port Interrupt (**AllPortInt**) signal provided by the Global Signal Reference component. Refer to the [Functional Description](#) section for more information.

The following interrupt options are supported:

- None – Default
- Rising Edge
- Falling Edge
- Both Edges

### *Input Buffer Enabled*

This parameter enables or disables the pin's digital input buffer. The digital buffer is needed to read or use the logic level present on a pin through DSI routing or a CPU read. The input buffer is needed to use the pin as a digital input. Analog pins disable the digital input buffer by default to reduce pin leakage in low-power modes. If the **Type** is "Analog," the default is "Disabled." All other pin types, including combinations that include "Analog," default to "Enabled." You should disable the input buffers to reduce current when not needed, especially with analog signals.

- Enabled
- Disabled

### *Sync Mode*

Input synchronization occurs by default at pins to synchronize all signals entering the device to the input clock using a double-synchronizer (Double-Sync). On PSoC 3 and PSoC 5LP, the input clock is always BUS\_CLK. On PSoC 4, the input clock defaults to HFCLK, but may be selected via the [In Clock](#) parameter.





Input synchronization can be optionally disabled at the pin in limited cases in which an asynchronous signal is required for application performance and does not violate device operational requirements (Transparent). On PSoC 4, synchronization can also be performed using a single flip-flop (Single-Sync).

- Double-Sync – Default
- Single-Sync (PSoC 4 only)
- Transparent

## Output Subtab

The **Output** subtab specifies output settings. If the **Type** is not "Digital Output" or "Bidirectional," this tab is disabled because you do not need to specify output information.

The screenshot shows the 'Output' subtab of a configuration window. It contains four settings, each with a dropdown menu:

- Slew rate:** Fast
- Drive level:** Vddio
- Current:** 4mA source, 8mA sink
- Output mode:** Transparent

## Slew Rate

The slew rate parameter determines the rise and fall ramp rate for the pin as it changes output logic levels. Fast mode is required for signals that switch at greater than 1 MHz. You can select slow mode for signals less than 1 MHz switching rate and benefit from slower transition edge rates, which reduce radiated EMI and coupling with neighboring signals.

For devices supporting GPIO\_OVT, I2C FM+ option can be used for improving the slew rate to meet FM+ speed I2C specification. This option also requires the **Minimum Supply Voltage** to be defined. Note that on PSoC 4, all pins on the same port must have the same Slew Rate.

- Fast – Default
- Slow
- I2C FM+ – Requires GPIO\_OVT

## Drive Level

This parameter selects the output drive voltage supply sourced by the pin. All pins can supply their respective  $V_{DDIO}$  supply voltages. SIO pins can also supply a programmable or analog routed voltage for interface with devices at a different potential than the SIOs  $V_{DDIO}$  voltage.

- Vddio – Default



- Vref – Requires SIO

**Note** If any of the three resistive drive modes (Resistive Pull Up, Resistive Pull Down, Resistive Pull Up/Down) is used, setting the output **Drive Level** to "Vref" does not work.

### *Current*

The drive current selection determines the maximum nominal logic level current required for a specific pin. Pins can supply more current at the cost of logic level compliance or can have a maximum value that is less than listed, based on system voltages. See the device datasheet for more details on drive currents.

- 4mA source, 8mA sink – Default
- 4mA source, 10mA sink – Requires GPIO\_OVT or SIO (PSoC 4 only)
- 4mA source, 25mA sink – Requires SIO

### *Output Mode*

Output synchronization reduces pin-to-pin output signal skew in high-speed signals requiring minimal signal skew. By default, this parameter is set to "Transparent" and no synchronization occurs. If "Single-Sync" is selected, the output signal is synchronized to the output clock.

- Transparent – Default
- Single-Sync
- Clock (PSoC 4 only)
- Clock-Inverted (PSoC 4 only)

On PSoC 3 and PSoC 5LP, the output clock is always BUS\_CLK.

On PSoC 4, the output clock defaults to HFCLK, but may be changed via the **Out Clock** parameter.

Choosing either "Clock" or "Clock-Inverted" output modes on PSoC 4 allows the externally connected clock or signal to drive the pin. In this configuration, the data register (DR) value is used as an enable to the out\_clock terminal and must be set high either by initially setting it to 1 in the pin customizer or set using software. Note that if this is a HW output pin then the value of the signal connected to the output pin terminal does not affect the operation of the pin when in this mode. Instead, hardware control of the clock enable can be achieved if **Out Clock Enable** is used with DR set high.

### *OE Synchronized (PSoC 4 only)*


Output Enable synchronization allows the Output Enable signal to be synchronized to the output clock.



- Disabled – Default
- Enabled

## Mapping Tab

The **Mapping** tab contains parameters that define how the Pins component is displayed in the schematic view and mapped on to physical pins.



### Display as Bus

This parameter selects whether to display individual terminals for each pin or a single wide terminal (bus). The bus option is only valid when pins are homogeneous. That means all pins in the component have the same pin type, output/input HW connections, and SIO grouping. They also must all either use or not use the SIO Vref. Displaying as a bus is useful when many of the same types of pin are required. This saves schematic space and time to configure and route.

### Contiguous

This parameter forces placement in adjacent physical pins within a port. Actual pin placement is package-dependent according to the device datasheet. This option has the following restrictions:

- If contiguous, port-level APIs are generated for the component. If noncontiguous, port-level APIs are not generated.
- If contiguous, the number of pins in the component must be less than or equal to 8.




## Spanning

This parameter enables placement in multiple physical ports. This is currently controlled by the contiguous selection, where contiguous implies nonspanning and noncontiguous implies spanning.

## Reset Tab

The **Reset** tab is only available on PSoC 3 and PSoC 5LP.



## Power-On Reset

The Power-On Reset (POR) setting on a physical pin is a semi-permanent attribute that you should not rewrite frequently. The POR setting determines how the pin behaves out of reset. It is not the same as the drive mode, which is set during the boot process. In almost all cases, the hardware default of HI-Z is appropriate and you do not need to change this parameter. Note that the POR setting is a per-port setting, so all pins placed in the same physical port must have the same value (or be set to **Don't Care**, in which case they will all end up with the same value).


**Warning:** The POR setting is programmed into the PSoC's Non-Volatile Latches (NVLs). These NVLs have limited write cycles (see Device TRM). Excessive change and re-programming of this setting can cause the pin to fail. It is recommended that this is left as **Don't Care** so that the pin does not get re-programmed when you download the application. If the POR setting must have a specific value, be sure to lock the pin so that it does not move and cause new pins to be programmed each time you change your design.

- **Don't Care** – Default. When left set to "Don't Care," the POR is determined by the physical port in which this component is placed. If all of the placed pins in the port are set to "Don't Care," the default POR of the part (Hi-Z Analog) is used. Otherwise, whatever POR is specified for the other pins placed in that physical port (they must all match) is used for the ones set to "Don't Care."

- High-Z Analog
- Pulled-Up
- Pulled-Down

## Clocking Tab

The **Clocking** tab is only available on PSoC 4.



### In Clock

This parameter selects the clock to use for the input synchronization logic of this component. By default, HFCLK is used as the input synchronization clock. It is also possible to use a Clock component or other signal by enabling the in\_clk terminal (External). To use an off-chip signal as the input clock with minimal skew, any pin in this component configured as Input or Bidirectional may be selected as the In Clock (Pin\_N). Any of the options may also be inverted inside the Pins component.

- HFCLK – Default
- HFCLK (inverted)
- External



- External (inverted)
- Pin\_N
- Pin\_N (inverted)

### In Clk En

This parameter selects a signal to use as the enable signal for the input synchronization logic of this component. By default, no enable signal is used, and input synchronization is always enabled. A digital signal from the schematic may be used as the enable by displaying and connecting the in\_en terminal (External). To use an off-chip signal as the enable signal with minimal delay, any pin in this component configured as Input or Bidirectional may be selected as the In Clk En (Pin\_N). Any of the options may also be inverted inside the Pins component.

- None – Default
- External
- External (inverted)
- Pin\_N
- Pin\_N (inverted)

### In Clock Enable Mode

The drop-down to the right of the **In Clk En** parameter controls the Enable Mode of the In Clock Enable. If the Enable Mode is set to Rising Edge, the input synchronization flip flops will only transition on the clock cycle immediately after the enable signal transitions from low to high. If the Enable Mode is set to Level, the input synchronization flip flops can transition on any clock cycle when the enable signal is high.

- Rising Edge – Default
- Level

### In Reset

This parameter selects a signal to use as the reset signal for the input synchronization logic of this component. By default, reset is not used. A digital signal from the schematic may be used as the enable by displaying and connecting the in\_rst terminal (External). To use an off-chip signal as the reset signal with minimal delay, any pin in this component configured as Input or Bidirectional may be selected as the In Reset (Pin\_N). Any of the options may also be inverted inside the Pins component.

- None – Default



- External
- External (inverted)
- Pin\_N
- Pin\_N (inverted)

### Out Clock

This parameter selects the clock to use for the output synchronization logic of this component. By default, HFCLK is used as the output synchronization clock. It is also possible to use a Clock component or other signal by enabling the out\_clk terminal (External). To use an off-chip signal as the output clock with minimal skew, any pin in this component configured as Input or Bidirectional may be selected as the In Clock (Pin\_N). Any of the options may also be inverted inside the Pins component.

- HFCLK – Default
- HFCLK (inverted)
- External
- External (inverted)
- Pin\_N
- Pin\_N (inverted)

### Out Clk En

This parameter selects a signal to use as the enable signal for the output synchronization logic of this component. By default, no enable signal is used, and output synchronization is always enabled. A digital signal from the schematic may be used as the enable by displaying and connecting the out\_en terminal (External). To use an off-chip signal as the enable signal with minimal delay, any pin in this Pins component configured as Input or Bidirectional may be selected as the In Clk En (Pin\_N). Any of the options may also be inverted inside the Pins component.

- None – Default
- External
- External (inverted)
- Pin\_N
- Pin\_N (inverted)



### Out Clock Enable Mode

The drop-down to the right of the **Out Clk En** parameter controls the Enable Mode of the Out Clock Enable. If the Enable Mode is set to Rising Edge, the output synchronization flip flop will only transition on the clock cycle immediately after the enable signal transitions from low to high. If the Enable Mode is set to Level, the output synchronization flip flop can transition on any clock cycle when the enable signal is high.

- Rising Edge – Default
- Level

### Output Reset

This allows the selected Out Reset Signal to be used to reset the output synchronization logic.

- Disabled – Default
- Enabled

### OE Reset

This allows the selected Out Reset Signal to be used to reset the output enable synchronization logic.

- Disabled – Default
- Enabled

### Out Reset Signal

This selects a signal to use as the reset signal for either the output synchronization logic or the output enable synchronization logic of this component. By default, reset is not used. A digital signal from the schematic may be used as the enable by displaying and connecting the out\_rst terminal (External). To use an off-chip signal as the reset signal with minimal delay, any pin in this component configured as Input or Bidirectional may be selected as the Out Reset (Pin\_N). Any of the options may also be inverted inside the Pins component.

- None – Default
- External
- External (inverted)
- Pin\_N
- Pin\_N (inverted)



## Application Programming Interface

Application Programming Interface (API) routines allow you to configure and use the component using software. The Pins component enables access on a per-pin basis, as well as a component-wide basis. The preferred method of using Pins is to use the component-wide APIs for pins that are contiguous. If they are non-contiguous, then the per-pin APIs should be used.

### Per-Pin APIs

You can access individual pins in the component by using the global APIs defined in the *cypins.h* generated file (in the *cy\_boot* directory). These APIs are documented in the *System Reference Guide* (Help > Documentation).

Note that the Pins component allows PSoC 3 and PSoC 5LP per-pin APIs to be used in PSoC 4 designs. It is also still possible to use the PSoC 4 specific APIs in your design, as documented in the *System Reference Guide*.

- `CyPins_ReadPin()`
- `CyPins_SetPin()`
- `CyPins_ClearPin()`
- `CyPins_SetPinDriveMode()`
- `CyPins_ReadPinDriveMode()`
- `CyPins_FastSlew()` – PSoC 3 and PSoC 5LP only
- `CyPins_SlowSlew()` – PSoC 3 and PSoC 5LP only

For PSoC 3 and PSoC 5LP, these APIs can be used with either physical pin register names or the pin alias from the component. That is, they can be used either with or without a Pins component. Accessing physical pins directly from software without a Pins component is not recommended because there is no safeguard against the same pins being allocated to other functions by the tool. Even if a pin is only accessed from software, Cypress strongly recommends the use of a Pins component. You can use the generated aliases from the component with the above APIs to safely access individual pins without a performance or memory penalty.

For PSoC 4, the above APIs should be used for non-contiguous pins in a Pins component. If you wish to use per-pin APIs in a PSoC 4 design purely through software without a Pins component, then you must use the PSoC 4 specific per-pin APIs as defined in the *Systems Reference Guide*.

To use the above APIs, the component generates aliases for the pin registers in the *Pin\_aliases.h* file, where "Pin" is the instance name of the Pins component. By default the alias is the component name with the pin number appended to it:

`Pin_x`            - x is the pin within the component (0 based)



If you provide an alias name in the Pins configuration dialog, then an additional `#define` is created with the form:

`Pin_<AliasName>`

Either of these aliases can be used. For example, "Pin" has an `<AliasName>` called "MyAlias." This generates aliases, `Pin_0` and `Pin_MyAlias`. To read this pin using the per-pin APIs, you can use either of these methods:

`CyPins_ReadPin(Pin_0)`

`CyPins_ReadPin(Pin_MyAlias)`

## Component APIs

These APIs access all pins in the component in a single function call. Efficient implementation of component-wide APIs is only possible if all pins are placed in a single physical port on the device. They are only generated if the component is configured to be contiguous. Non-contiguous Pins components only allow access on the per-pin basis described under [Per-Pin APIs](#).

By default, PSoC Creator assigns the instance name "Pin\_1" to the first instance of a Pins component in a given design. You can rename it to any unique value that follows the syntactic rules for identifiers. The instance name becomes the prefix of every global function name, variable, and constant symbol. For readability, the instance name used in the following table is "Pin."

The following table lists and describes the interface to each function. The subsequent sections cover each function in more detail.

Function	Description
<a href="#">Pin_Read()</a>	Reads the physical port and returns the current value for all pins in the component
<a href="#">Pin_Write()</a>	Writes the value to the component pins while protecting other pins in the physical port if shared by multiple Pins components
<a href="#">Pin_ReadDataReg()</a>	Reads the current value of the port's data output register and returns the current value for all pins in the component
<a href="#">Pin_SetDriveMode()</a>	Sets the drive mode for each of the Pins component's pins
<a href="#">Pin_ClearInterrupt()</a>	Clears any active interrupts on the port into which the component is mapped. Returns value of interrupt status register

### uint8 Pin\_Read(void)

<b>Description:</b>	Reads the associated physical port (pin status register) and masks the required bits according to the width and bit position of the component instance. The pin's status register returns the current logic level present on the physical pin.
<b>Parameters:</b>	None
<b>Return Value:</b>	The current value for the pins in the component as a right justified number.
<b>Side Effects:</b>	None

### void Pin\_Write(uint8 value)

<b>Description:</b>	<p>Writes the value to the physical port (data output register), masking and shifting the bits appropriately. The data output register controls the signal applied to the physical pin in conjunction with the drive mode parameter. This function avoids changing other bits in the port by using the appropriate method (read-modify-write or bit banding).</p> <p><b>Note</b> This API should not be used on a hardware digital output pin as it is driven by the hardware signal attached to it.</p>
<b>Parameters:</b>	uint8 value: Value to write to the component instance.
<b>Return Value:</b>	None
<b>Side Effects:</b>	If you use read-modify-write operations that are not atomic; the Interrupt Service Routines (ISR) can cause corruption of this API. An ISR that interrupts this API and performs writes to the Pins component data register can cause corrupted port data. To avoid this issue, you should either use the Per-Pin APIs (primary method) or disable interrupts around this API.

### uint8 Pin\_ReadDataReg(void)

<b>Description:</b>	Reads the associated physical port's data output register and masks the correct bits according to the width and bit position of the component instance. The data output register controls the signal applied to the physical pin in conjunction with the drive mode parameter. This is not the same as the preferred Pin_Read() API because the Pin_ReadDataReg() reads the data register instead of the status register. For output pins this is a useful API to determine the value just written to the pin.
<b>Parameters:</b>	None
<b>Return Value:</b>	The current value of the data register masked and shifted into a right justified number for the component instance.
<b>Side Effects:</b>	None



**void Pin\_SetDriveMode(uint8 mode)**

**Description:** Sets the drive mode for each of the Pins component's pins.

**Parameters:** uint8 mode: Mode for the selected signals. Defined legal options are:

Pin_1_DM_STRONG	Strong Drive
Pin_1_DM_OD_HI	Open Drain, Drives High
Pin_1_DM_OD_LO	Open Drain, Drives Low
Pin_1_DM_RES_UP	Resistive Pull Up
Pin_1_DM_RES_DWN	Resistive Pull Down
Pin_1_DM_RES_UPDWN	Resistive Pull Up/Down
Pin_1_DM_DIG_HIZ	High Impedance Digital
Pin_1_DM_ALG_HIZ	High Impedance Analog

**Return Value:** None

**Side Effects:** If you use read-modify-write operations that are not atomic, the ISR can cause corruption of this API. An ISR that interrupts this API and performs writes to the Pins component Drive Mode registers can cause corrupted port data. To avoid this issue, you should either use the Per-Pin APIs (primary method) or disable interrupts around this API.

**uint8 Pin\_ClearInterrupt(void)**

**Description:** Clears any active interrupts attached with the component and returns the value of the interrupt status register allowing determination of which pins generated an interrupt event.

**Parameters:** None

**Return Value:** uint8: The right-shifted current value of the interrupt status register. Each pin has one bit set if it generated an interrupt event. For example, bit 0 is for pin 0 and bit 1 is for pin 1 of the Pins component.

**Side Effects:** Clears all bits of the physical port's interrupt status register, not just those associated with the Pins component.

**Sample Firmware Source Code**

PSoC Creator provides many example projects that include schematics and example code in the Find Example Project dialog. For component-specific examples, open the dialog from the Component Catalog or an instance of the component in a schematic. For general examples, open the dialog from the Start Page or **File** menu. As needed, use the **Filter Options** in the dialog to narrow the list of projects available to select.

Refer to the "Find Example Project" topic in the PSoC Creator Help for more information.



## MISRA Compliance

This section describes the MISRA-C:2004 compliance and deviations for the component. There are two types of deviations defined:

- project deviations – deviations that are applicable for all PSoC Creator components
- specific deviations – deviations that are applicable only for this component

This section provides information on component specific deviations. The project deviations are described in the MISRA Compliance section of the *System Reference Guide* along with information on the MISRA compliance verification environment.

The Pins component does not have any specific deviations.

## API Memory Usage

The component memory usage varies significantly, depending on the compiler, device, number of APIs used and component configuration. The following table provides the memory usage for all APIs available in the given component configuration.

The measurements have been done with the associated compiler configured in Release mode with optimization set for Size. For a specific design, the map file generated by the compiler can be analyzed to determine the memory usage.

Configuration	PSoC 3 (Keil_PK51)		PSoC 4 (GCC)		PSoC 5LP (GCC)	
	Flash Bytes	SRAM Bytes	Flash Bytes	SRAM Bytes	Flash Bytes	SRAM Bytes
Default with interrupt	50	0	92	0	96	0

## Functional Description

The pins component allows easy configuration of common pin settings in most designs. It also provides more advanced configurations for those designs requiring settings beyond the basic functionality. This section highlights some of the more advanced pin modes that may not be obvious from the given parameter descriptions.

- **SIO Pins** – The Special Input/Output SIO pins provide differential input buffer and a means to regulate the high-level output voltage (VOH). The SIO pins are tolerant to input voltages higher than the I/O supply voltage and can sink up to 25 mA current. There are several ways to choose an SIO pin in your design. A pin requires SIO if any of the following parameters are set.
  - **Hot Swap** is set to true
  - **Threshold Level** is set to 0.5 VDDIO, 0.4 VDDIO, 0.5 VREF, VREF



- **Drive Level** is set to Vref,
- **Drive Current** is set to 25mA sink.

Two SIO pins can be paired from the component configuration, which allows them to share a common reference generator block.

- **POR** – Power on Reset (POR) option is available on PSoC 3 and PSoC 5LP. The POR setting on a physical pin is a semi-permanent attribute that should not be re-written frequently. The POR setting determines how the pin behaves out of reset. The setting is port-wide and is not the same as the drive mode, which is set during the boot process. In almost all cases, the hardware default of Hi-Z is appropriate and this parameter does not need to be changed.
- **OVT Pins** – Some GPIOs have an Over-Voltage Tolerance (OVT) feature that allows them to withstand higher voltages than the specified levels. A GPIO\_OVT pin is used if any of the following parameters is set.
  - **Hot Swap** is set to true
  - **Slew Rate** is set to I2C FM+
  - **Drive Current** is set to 10mA sink

**Note:** GPIO\_OVT pins are functionally identical to regular GPIOs. However, they contain these extra features and allow tolerance of voltages higher than the I/O supply voltage.

- **PSoC 4 pin clocking** – The input and output values can be synchronized with an external clock using the PSoC 4 pin clocking options. Use this if the pin state needs to be synchronized with other clocks aside from HFCLK.
- **Route PSoC 4 clock to pin** – Unlike PSoC 3 and PSoC 5LP, clocks in PSoC 4 cannot be connected directly to a pin terminal unless it is specified to be a clock. To enable this mode, the **Output Mode** parameter can be set to either Clock or Clock-Inverted.
- **PSoC Port Adapter** – Some devices, such as PSoC 4000 series and specific ports on PSoC 4 devices, do not have Port Adapters. This limits some pin features such as input **Sync Mode**, **Output Mode** and PSoC 4 pin clocking options. Keep this in mind when migrating devices or ports and consult the device TRM.
- **PSoC 4 ports without PICU** – Some ports on PSoC 4 devices such as ports 5, 6 and 7 on PSoC 4100M / 4200M do not have Port Interrupt Controller Units (PICU). This means that you cannot connect an interrupt to the IRQ terminal on the Pins component, and must use another hardware resource called Combined Port Interrupt (AllPortInt) signal provided by the Global Signal Reference component. To use this feature, follow these instructions:
  1. Configure the pin to generate an interrupt using the Interrupt parameter.
  2. If the pin does not have a port adapter (as described in [PSoC Port Adapter](#)), then make sure that those settings are configured to not use those features.

- Do not connect an Interrupt component to the exposed IRQ terminal since it does not have a PICU. This will configure the interrupt generation registers to be able to use the Combined Port Interrupt, while not having to use the PICU.
- Use the Global Signal Reference component's AllPortInt signal and attach an Interrupt component to it.

**Note** The **AllPortInt** signal triggers even for the interrupts triggered via PICU. Therefore, if you use a PICU on a port, then the interrupt for that PICU should be higher priority than the **AllPortInt** interrupt so that it gets serviced first. Otherwise, the interrupt trigger sequence will not be predictable. Hence identifying and clearing the interrupt source will be difficult.

- In the ISR of the interrupt, insert a routine to check for the interrupt status register (Pin\_INTSTAT, where Pin is the instance name of the component) for the port that the pin is placed in. Then call Pin\_ClearInterrupt() API to clear that particular port's interrupt. Repeat the process for all ports in the ISR.

**Note** If the ISR for PICU enabled ports were already serviced and the interrupt was cleared, then you do not need to check for that port in the **AllPortInt** ISR.

## Resources

Each Pins component consumes one physical pin per bit of the **Number of Pins** parameter.

## DC and AC Electrical Characteristics

Specifications are valid for  $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$  and  $T_J \leq 100\text{ }^{\circ}\text{C}$ , except where noted.  
Specifications are valid for 1.71 V to 5.5 V, except where noted.

### PSoC 3 and PSoC 5LP Pins DC Specifications

Parameter	Description	Conditions	Min	Typ	Max	Units
V <sub>INMAX</sub>	Maximum input voltage	All allowed values of V <sub>DDIO</sub> and V <sub>DDD</sub>	–	–	5.5	V
V <sub>INREF</sub>	Input voltage reference (Differential input mode)		0.5	–	$0.52 \times V_{DDIO}$	V
V <sub>OUTREF</sub>	Output voltage reference (Regulated output mode)					
		V <sub>DDIO</sub> > 3.7	1	–	V <sub>DDIO</sub> – 1	V
		V <sub>DDIO</sub> < 3.7	1	–	V <sub>DDIO</sub> – 0.5	V
V <sub>IH</sub>	Input voltage high threshold					
	GPIO mode	CMOS input	$0.7 \times V_{DDIO}$	–	–	V
		LVTTL input, V <sub>DDIO</sub> ≥ 2.7V	2.0	–	–	V



Parameter	Description	Conditions	Min	Typ	Max	Units
	Differential input mode	Hysteresis disabled	SIO_ref + 0.2	–	–	V
V <sub>IL</sub>	Input voltage low threshold					
	GPIO mode	CMOS input	–	–	$0.3 \times V_{DDIO}$	V
		LVTTL input, $V_{DDIO} \geq 2.7V$	–	–	0.8	V
	Differential input mode	Hysteresis disabled	–	–	SIO_ref – 0.2	V
V <sub>OH</sub>	Output voltage high					
	Unregulated mode	$I_{OH} = 4 \text{ mA}$ , $V_{DDIO} = 3.3 \text{ V}$	$V_{DDIO} - 0.4$	–	–	V
	Regulated mode	$I_{OH} = 1 \text{ mA}$	SIO_ref – 0.65	–	SIO_ref + 0.2	V
	Regulated mode	$I_{OH} = 0.1 \text{ mA}$	SIO_ref – 0.3	–	SIO_ref + 0.2	V
V <sub>OL</sub>	Output voltage low					
		$V_{DDIO} = 3.30 \text{ V}$ , $I_{OL} = 25 \text{ mA}$	–	–	0.8	V
		$V_{DDIO} = 1.80 \text{ V}$ , $I_{OL} = 4 \text{ mA}$	–	–	0.4	V
R <sub>PULLUP</sub>	Pull-up resistor		3.5	5.6	8.5	k $\Omega$
R <sub>PULLDOWN</sub>	Pull-down resistor		3.5	5.6	8.5	k $\Omega$
I <sub>IL</sub>	Input leakage current (Absolute value) <sup>[1]</sup>					
	GPIO	25 °C, $V_{DDIO} = 3.0 \text{ V}$	–	–	2	nA
	SIO: $V_{IH} \leq V_{DDIO}$	25 °C, $V_{DDIO} = 3.0 \text{ V}$ , $V_{IH} = 3.0 \text{ V}$	–	–	14	nA
	SIO: $V_{IH} > V_{DDIO}$	25 °C, $V_{DDIO} = 0 \text{ V}$ , $V_{IH} = 3.0 \text{ V}$	–	–	10	$\mu\text{A}$
C <sub>IN</sub>	Input Capacitance <sup>[1]</sup>					
	PSoC 3		–	–	7	pF
	PSoC 5LP		–	–	9	pF
V <sub>H</sub>	Input voltage hysteresis (Schmitt-Trigger) <sup>[1]</sup>					
	PSoC 3	Single-ended mode (GPIO mode)	–	40	–	mV
		Differential mode	–	35	–	mV

<sup>1</sup>. Based on device characterization (Not production tested).



Parameter	Description	Conditions	Min	Typ	Max	Units
	PSoC 5LP	Single-ended mode (GPIO mode)	–	115	–	mV
		Differential mode	–	50	–	mV
$I_{DIODE}$	Current through protection diode to $V_{SSIO}$		–	–	100	$\mu A$

## PSoC 4 Pins DC Specifications

Parameter	Description	Conditions	Min	Typ	Max	Units
$V_{IH}$	Input voltage high threshold					
	CMOS Input	Must not exceed $V_{DDD} + 0.2 V$	$0.7 \times V_{DDD}$	–	–	V
	LVTTL Input	$V_{DDD} \geq 2.7 V$ , Must not exceed $V_{DDD} + 0.2 V$	2.0	–	–	V
$V_{IL}$	Input voltage low threshold					
	CMOS input		–	–	$0.3 \times V_{DDD}$	V
	LVTTL input	$V_{DDD} \geq 2.7 V$	–	–	0.8	V
$V_{OH}$	Output voltage high level					
	High level at 3V	$I_{OH} = 4 mA$ at 3 V $V_{DDD}$	$V_{DDD} - 0.6$	–	–	V
	High level at 1.8 V	$I_{OH} = 1 mA$ at 1.8 V $V_{DDD}$	$V_{DDD} - 0.5$	–	–	V
$V_{OL}$	Output voltage low level					
	Low level at 1.8 V	$I_{OL} = 4 mA$ at 1.8 V $V_{DDD}$	–	–	0.6	V
	Low level at 3 V	$I_{OL} = 8 mA$ at 3 V $V_{DDD}$	–	–	0.6	V
	Low level at 3 V, less $I_{OL}$	$I_{OL} = 3 mA$ at 3 V $V_{DDD}$	–	–	0.4	V
	OVT GPIO	$I_{OL} = 20 mA$ , $V_{DDD} > 2.9 V$	–	–	0.4	V
$R_{PULLUP}$	Pull-up resistor	–	3.5	5.6	8.5	$k\Omega$
$R_{PULLDOWN}$	Pull-down resistor	–	3.5	5.6	8.5	$k\Omega$
$I_{IL}$	Input leakage current (absolute value)					
	GPIO	25 °C, $V_{DDD} = 3.0 V$	–	–	2	nA
	CTBM GPIO pins	–	–	–	4	nA
	OVT GPIO	25 °C, $V_{DDD} = 0 V$ , $V_{IH} = 3.0 V$	–	–	10	$\mu A$
$C_{IN}$	Input Capacitance	–	–	–	7	pF



Parameter	Description	Conditions	Min	Typ	Max	Units
$V_H$	Input Hysteresis					
	CMOS input	Guaranteed by characterization	$0.05 \times V_{DDD}$	–	–	mV
	LVTTL input	$V_{DDD} \geq 2.7 \text{ V}$ . Guaranteed by characterization	25	40	–	mV
$I_{DIODE}$	Current through protection diode to VDD/Vss	Guaranteed by characterization	–	–	100	uA
$I_{TOT\_GPIO}$	Maximum Total Source or Sink Chip Current	Guaranteed by characterization	–	–	200	mA

## PSoC 3 and PSoC 5LP Pins AC Specifications

Parameter	Description	Conditions	Min	Typ	Max	Units
TriseF	Rise time in fast strong mode (90/10%) <sup>[1]</sup>	Clload = 25 pF, $V_{DDIO} = 3.3 \text{ V}$	–	–	12	ns
TfallF	Fall time in fast strong mode (90/10%) <sup>[1]</sup>	Clload = 25 pF, $V_{DDIO} = 3.3 \text{ V}$	–	–	12	ns
TriseS	Rise time in slow strong mode (90/10%) <sup>[1]</sup>	Clload = 25 pF, $V_{DDIO} = 3.0 \text{ V}$	–	–	75	ns
TfallS	Fall time in slow strong mode (90/10%) <sup>[1]</sup>	Clload = 25 pF, $V_{DDIO} = 3.0 \text{ V}$	–	–	60	ns
Fsioout	SIO output operating frequency					
	$3.3 \text{ V} < V_{DDIO} < 5.5 \text{ V}$ , Unregulated output (GPIO) mode, fast strong drive mode	90/10% $V_{DDIO}$ into 25 pF	–	–	33	MHz
	$1.71 \text{ V} < V_{DDIO} < 3.3 \text{ V}$ , Unregulated output (GPIO) mode, fast strong drive mode	90/10% $V_{DDIO}$ into 25 pF	–	–	16	MHz
	$3.3 \text{ V} < V_{DDIO} < 5.5 \text{ V}$ , Unregulated output (GPIO) mode, slow strong drive mode	90/10% $V_{DDIO}$ into 25 pF	–	–	5	MHz
	$1.71 \text{ V} < V_{DDIO} < 3.3 \text{ V}$ , Unregulated output (GPIO) mode, slow strong drive mode	90/10% $V_{DDIO}$ into 25 pF	–	–	4	MHz
	$3.3 \text{ V} < V_{DDIO} < 5.5 \text{ V}$ , Regulated output mode, fast strong drive mode	Output continuously switching into 25 pF	–	–	20	MHz
	$1.71 \text{ V} < V_{DDIO} < 3.3 \text{ V}$ , Regulated output mode, fast strong drive mode	Output continuously switching into 25 pF	–	–	10	MHz
	$1.71 \text{ V} < V_{DDIO} < 5.5 \text{ V}$ , Regulated output mode, slow strong drive mode	Output continuously switching into 25 pF	–	–	2.5	MHz
Fsioin	SIO input operating frequency					
	$1.71 \text{ V} < V_{DDIO} < 5.5 \text{ V}$	90/10% $V_{DDIO}$	–	–	66	MHz

## PSoC 4 Pins AC Specifications

Parameter	Description	Conditions	Min	Typ	Max	Units
TriseF	Rise time in fast strong mode	Cload = 25 pF, V <sub>DDIO</sub> = 3.3 V	2	–	12	ns
	OVT GPIO rise time in fast strong mode	25-pF load, 10%–90%, VDD=3.3 V	1.5	–	12	ns
TfallF	Fall time in fast strong mode	Cload = 25 pF, V <sub>DDIO</sub> = 3.3 V	2	–	12	ns
	OVT GPIO fall time in fast strong mode	25-pF load, 10%–90%, VDD=3.3 V	1.5	–	12	ns
TriseS	Rise time in slow strong mode	Cload = 25 pF, V <sub>ddio</sub> = 3.3 V	10	–	60	ns
	OVT GPIO rise time in Slow-Strong mode	25-pF load, 10%–90%, VDD=3.3 V	10	–	60	ns
TfallS	Fall time in slow strong mode	Cload = 25 pF, V <sub>ddio</sub> = 3.3 V	10	–	60	ns
	OVT GPIO fall time in Slow-Strong mode	25-pF load, 10%–90%, VDD=3.3 V	10	–	60	ns
Fgpioout	GPIO output operating frequency					
	GPIO, 3.3 V < V <sub>DDIO</sub> < 5.5 V, fast strong drive mode	90/10%, 25 pF load, 60/40 duty cycle	–	–	33	MHz
	OVT GPIO, 3.3 V < V <sub>DDIO</sub> < 5.5 V, fast strong drive mode	90/10%, 25 pF load, 60/40 duty cycle	–	–	24	MHz
	GPIO, 1.7 V < V <sub>DDIO</sub> < 3.3 V, fast strong drive mode	90/10%, 25 pF load, 60/40 duty cycle	–	–	16.7	MHz
	OVT GPIO, 1.71 V < V <sub>DDIO</sub> < 3.3 V, fast strong drive mode	90/10%, 25 pF load, 60/40 duty cycle	–	–	16	MHz
	GPIO, 3.3 V < V <sub>DDIO</sub> < 5.5 V, slow strong drive mode	90/10%, 25 pF load, 60/40 duty cycle	–	–	7	MHz
	GPIO, 1.7 V < V <sub>DDIO</sub> < 3.3 V, slow strong drive mode	90/10%, 25 pF load, 60/40 duty cycle	–	–	3.5	MHz
Fgpioin	GPIO input operating frequency, 1.71 V ≤ V <sub>DD</sub> ≤ 5.5 V	90/10% V <sub>IO</sub>	–	–	48	MHz

## References

For more information on the advanced features of this component, refer to following references.

- [AN86439 \(PSoC 4 Using GPIO Pins\)](#)
- [AN72382 \(Using PSoC 3 and PSoC 5LP GPIO pins\)](#)



## Component Changes

This section lists the major changes in the component from the previous version.

Version	Description of Changes	Reason for Changes / Impact
2.10.c	Added information for using interrupts on PSoC 4 ports that do not have PICU.	PSoC 4100M and PSoC 4200M devices introduce ports that do not have dedicated PICUs. To use interrupts on these ports, you must use the Global Signal Reference component.
	Added information regarding drive mode restrictions for direct connections of peripherals to pins.	Some peripherals impose drive mode restrictions when directly connected to dedicated pins.
	Added References section.	References to Pins application notes.
2.10.b	Updated datasheet.	Updated change history to include v2.5.
2.10.a	Updated datasheet.	Added OVT GPIO characterization data.
2.10	Added GPIO_OVT support.	New pin type supported in BLE devices.
	Added PSoC 3 and PSoC 5LP per-pin APIs compatibility for PSoC 4 designs.	Allows PSoC 3 and PSoC 5LP per-pin APIs to be used in PSoC 4 designs.
	Merged contents of Type and General subtabs into General subtab.	Easier to observe Pin type affecting the default drive mode and initial drive state values.
	Initial state parameter text changed to "Initial drive state". When the pin is a PSoC 4 HW digital output, the parameter is fixed and is not configurable.	PSoC 4 HW digital output is driven by the signal connected to it and hence the initial drive state parameter should not be used.
2.5	Fixed a firmware bug that switched the POR settings for "Pulled-Up" and "Pulled-Down" modes; removed the Errata section.	To address a glitch with POR settings at power up.
2.0.c	Added Errata section to the datasheet.	To address a glitch with POR settings at power up.
2.0.b	Fixed a defect with SIO pairs on PSoC 3 and PSoC 5LP. If a Pins component was used to configure a pair of SIOs, the settings for the first pin would be silently applied to the second. As a result, it was not possible to set up SIO pairs where the parameters were not identical for both pins.	Version 2.0 of the Pins component allows independent settings of parameters on the pins. Note, however, that certain parameters, such as the input threshold, are still required to match. Normal parameter value checking within the customizer will catch these errors and force you to make appropriate corrections.
	Updated the handling of SIO pin pairs. When migrating from an earlier version of the Pins component, the pin pair can show as being unpaired.	If the unpairing occurs, delete the pair and add the pins back.
2.0.a	Datasheet edits.	Updated the screen capture of the Reset tab. Added a Functional Description section.
2.0	Added support for PSoC 4000 (CY8C40xx) devices.	PSoC 4000 device pins have restrictions on routing and synchronization features.

Version	Description of Changes	Reason for Changes / Impact
	Added documentation for PSoC 4 Per-Pin APIs.	PSoC 4 Per-Pin APIs differ from PSoC 3 and PSoC 5LP
	Added clock driving pin information for PSoC 4 devices.	This requires specific configuration
1.90.a	Clarified Drive Mode diagrams.	Clarification
	Minor datasheet edits.	
1.90	Added PSoC 4 Support.	PSoC 4 enables new pin clocking options.
1.80	Added MISRA Compliance section.	The component does not have any specific deviations.
	Added note about interrupt type for isr terminal connection.	Clarification
	Added note about drive mode support on USBIOs.	Clarification
	Changed Input Synchronized check-box on Input page to Sync Mode drop-down.	Drop-down allows future modes to be added.
	Changed Output Synchronized check-box on Output page to Output Mode drop-down.	Drop-down allows future modes to be added.
1.70	Minor datasheet edits and updates	
1.60.a	Minor datasheet edits and updates	
1.60	Added External Terminal capability	Allows pins to connect to Off-Chip Components.
	Added note about power-on reset for PSoC 5 to datasheet	Clarification
	Added note about API availability for P15[7:6] on PSoC 3 ES2 and PSoC 5 to datasheet	Clarification
1.50.a	The summary has been changed for each of the four pin macros.	Improved readability.
	Added characterization data to datasheet	
	Improved interrupt information in datasheet	
	Added note regarding Vref drive level to datasheet	
	Minor datasheet edits and updates	
1.50	Added Keil function reentrancy support to the APIs.	Add the capability for customers to specify individual generated functions as reentrant.
	Added a sentence to the Reset tab in the Configure dialog clarifying that Power-On Reset applies to an entire physical port.	Clarification.

Version	Description of Changes	Reason for Changes / Impact
1.20	Display as Bus now gives an error if checked and the Pins component is not homogeneous. The homogeneous check has been extended to include the HW connections settings.  The only changes needed to go from the older version to the new would come from having 'Display as Bus' checked and having some HW connections unchecked.	

© Cypress Semiconductor Corporation, 2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

PSoC® is a registered trademark, and PSoC Creator™ and Programmable System-on-Chip™ are trademarks of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Purchase of I<sup>2</sup>C components from Cypress or one of its sublicensed Associated Companies, conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

Use may be limited by and subject to the applicable Cypress software license agreement.

