


Lookup Table (LUT)

1.60

Features

- 1 to 5 inputs
- 1 to 8 outputs
- Configuration tool
- Optionally registered outputs



General Description

You can set up the Lookup Table (LUT) Component to perform any logic function with up to five inputs and eight outputs. This is done by generating logic equations that are realized in the UDB PLDs. Optionally, the outputs can be registered. These registers are implemented in PLD macrocells. All macrocell flip-flops are initialized to a 0 value at power up and after any reset of the device.

When to Use a Digital LUT

Use the LUT any time you need a particular input combination to generate a specific set of outputs. The LUT allows you to easily specify the input to output relationship without having to generate specific gate-level combinatorial logic. You can use the optional registered output mode to generate sequential logic. You can also create state machines by registering the outputs and routing some of the outputs back to the LUT inputs.

Input/Output Connections

This section describes the various input and output connections for the LUT. An asterisk (*) in the list of I/Os states that the I/O may be hidden on the symbol under the conditions listed in the description of that I/O.

in0 to in4 - Input

At least one input is required for this Component. You can add up to four additional inputs.

clock - Input *


Select the Register Outputs option to enable the clock input.

out0 to out7- output

At least one output is required for this Component. You can add up to seven additional outputs.

Component Parameters

Drag a LUT Component onto your design and double-click it to open the **Configure** dialog.



The LUT provides the following parameters:

Hardware Configuration Options

The LUT can configure all of its outputs for all of the possible input combinations. Additionally, it can be configured to register the output data on the rising edge of an input clock.

Software Configuration Options

The LUT is a hardware-only block and therefore does not have any software configuration options.

Default Configuration


When first instantiated, the default LUT is configured with two inputs and two outputs. The **Register Outputs** option is not selected.

Export to CSV

This command saves the configuration to a *<name>.csv* file.

Rename Terminals

This command opens a dialog to rename terminals.



Clock Selection

The Clock input of the LUT is only available if the **Register Outputs** option is selected. All outputs will be registered on the rising edge of this clock. You may select any clock in the system, but if any of the outputs go to an I/O they will not work correctly if the LUT is operating faster than 33 MHz (the fastest I/O operating speed).

Resources

The LUT Component is implemented with logic expressions and therefore are synthesized and mapped into PLD blocks within the UDB array. The number of Component inputs and outputs determine the size of the logic equations and thus the number of PLDs used.



Component Changes

This section lists the major changes in the Component from the previous version.

| Version | Description of Changes | Reason for Changes / Impact |
|---------|---|---|
| 1.60 | Added PSoC 6 MCU support. | New silicon support. |
| | Updated Configure dialog: | Usability improvements. |
| | Added possibility to rename the input and output columns. | |
| | Added possibility to export the table to the CSV file format. | |
| | Fixed the issue with the column sorting. | |
| | Fixed other minor issues. | |
| 1.50.g | Minor datasheet edits and updates | |
| 1.50.f | Minor datasheet edits and updates | |
| 1.50.e | Minor datasheet edits and updates | |
| 1.50.d | Minor datasheet edits and updates | |
| 1.50.c | Minor datasheet edits and updates | |
| 1.50.b | Minor datasheet edits and updates | |
| 1.50.a | Minor datasheet edits and updates | |
| 1.50 | Updated Configure dialog. | Disabled the Expression View to allow only using the Configure tab. |

© Cypress Semiconductor Corporation, 2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical Components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system (or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

