

# Analog Port

## 1.0

## Deprecation of Analog Port

The Analog Port component and its associated data sheet have been deprecated and replaced by the Pins component and data sheet. This was due to the creation of the Pins component to provide a more flexible solution for pins and ports. The Analog Port component remains in the Component Catalog to support legacy designs; however, it will be hidden by default for new designs, and it has been moved to a "deprecated" folder.

You should update your designs that use the Analog Port component to use the Pins component. To replace the component:

1. Select the Analog Pin from under the **Ports and Pins** section of the Component Catalog.
2. To have the terminals drawn as a bus, as they did on the Analog Port, go to the **Mapping** tab and select the "Display as Bus" option.
3. Configure the Pins component to match your Analog Port settings using the following conversion table.


Port Parameter	Equivalent Pins Component Setting
PowerOnResetState	This can be set from the <b>Reset</b> tab. InDisabledOutHiZ = High-Z Analog InEnabledOut1 = Pulled Up InEnabledOut0 = Pulled Down InEnabledOutHiZ = No longer supported
Width	From the <b>Pins</b> tab there is a Num Pins text box on the toolbar in the upper left of the tab.
Alias	From the <b>Pins</b> tab, select a pin from the tree on the left side of the tab then either click the <b>Rename</b> button, press [F2], or double-click the pin in the tree. This will open a dialog where the alias can then be specified.
Pin Mode	This is now set from the <b>Pins/General</b> tab from the Drive Mode drop down list. CMOS_Out = Strong Drive Hi_Z = High Impedance Analog ResPull_Up = Resistive Pull Up ResPull_Down = Resistive Pull Down ResPull_UpDown = Resistive Pull Up/Down OpenDrain_Lo = Open Drain, Drives Low OpenDrain_Hi = Open Drain Drives High

4. Delete your Analog Port and move the new Pins component to its old location.
5. Right-click on your project in the Workspace Explorer and select **Update Components**; use the Component Update Tool to update the latest version of the cy\_boot component.

**DEPRECATED**

## Features

- Configurable drive modes
- Variable widths



## General Description

The analog port provides access to external signals via an appropriately configured I/O. All ports allow for the creation of per-pin aliases, which may be viewed in the PSoC Creator Design-Wide Resources Pin Editor.

### When to use a Port

Use a port when a design needs to generate or access an off-device signal. Use an appropriate port for the type of signal being accessed (digital or analog).

## Input/Output Connections

This section describes the various input and output connections for the port components. An asterisk (\*) in the list of I/O's states that the I/O may be hidden on the symbol under the conditions listed in the description of that I/O.

### a – Input/Output

Provides access to the analog signal.


## Component Parameters

Drag a Port onto your design and double-click it to open the Configure dialog.

### Basic Tab

**DEPRECATED**





### PowerOnResetState


This parameter specifies the power on reset state of the port. Legal values include:

- **InDisabledOutHiZ** (default) – input disabled the output is Hi-Z
- InEnabledOutHiZ – input enabled the output is Hi-Z
- InEnabledOut1 – input enabled the output is a logic one
- InEnabledOut0 – input enabled the output is a logic zero

### Width

Specifies the width in bits of the logical port (default is 1).

## Pins Tab



### Alias

Allows an alias to be assigned to each pin in the port. The alias is presented in the Pin Editor.

### Pin Mode

Allows for the configuration of the pin mode to the following settings:

**Table 1: Pin/ Drive Modes**

Pin Mode	Description	High Output (Data = 1)	Low Output (Data = 0)	Input Buffer
CMOS_Out	Strong CMOS out	Strong 1	Strong 0	On
<b>Hi_Z</b> (default)	Hi – Z Analog – DM[2:0] default from reset state	High-Z	High-Z	Off
ResPull_Up	Resistive pull up	Res 1 (5k)	Strong 0	On
ResPull_Down	Resistive pull down	Strong 1	Res 0 (5k)	On
OpenDrain_Lo	Open Drain (drive lo)	High-Z	Strong 0	On
OpenDrain_Hi	Open Drain (drive hi)	Strong 1	High-Z	On
ResPull_UpDown	Resistive pull up/down	Res 1 (5k)	Res 0 (5k)	On

**DEPRECATED**



## Resources

All ports consume one physical pin, per bit of their width parameter.

## Application Programming Interface

Not applicable.

## DC and AC Electrical Characteristics

The following values are indicative of expected performance and based on initial characterization data.

### 5.0V/3.3V DC and AC Electrical Characteristics

Parameter	Typical	Min	Max	Units	Conditions and Notes
Input					
Input Voltage Range	---		Vss to Vdd	V	
Input Capacitance	---		---	pF	
Input Impedance	---		---	$\Omega$	
Maximum Clock Rate	---		67	MHz	

© Cypress Semiconductor Corporation, 2017. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

PSoC® Creator™, Programmable System-on-Chip™, and PSoC Express™ are trademarks and PSoC® is a registered trademark of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.



DEPRECATED