
This code is available in github repo of Mr.Jeffrey Samuel. But actually his code have some errors. I have rectified this and implemented this on Zedboard on realtime.


After copy pasting all the .v files for canny edge detection you will face some errors due to instantiation. To solve these follow the below steps:

Inside the Sobel module there is a DIVIDER GENERATOR instantiation named division\_ip.

For creating the instance follow the steps:

Go to IP Catalog in project manager >>> search for divider generator IP >>> make its settings as shown below








NB – change the component name as division\_ip

We also want to instantiate an output buffer, for these follow the steps:

Go to IP Catalog in project manager >>> search for fifo generator IP >>> make its settings as shown below







After setting all these you can add the tb.v as testbench for simulation. The input is trucks.bmp and output can be find in simulation folder after simulation named as trucks\_canny.bmp.

After that you can package the IP and test it on hardware by following the below youtube tutorial:

https://youtu.be/Zm3KzhahbUg?si=vD47kpG jnosRNxy

Here instead of using sobel ip in block diagrams use the canny IP that you have packaged. You can use the same sdk code as in the youtube video for testing this on Zedboard FPGA.