




# Digital Systems Sequential Logic - Exercises

Marta Bagatin, marta.bagatin@unipd.it

Degree Course in Information Engineering Academic Year 2023-2024

- Example of sequential circuit analysis, starting from the flip-flop input equations and output equation
- A sequential circuit with two D flip-flops A and B, input X, and output Y is specified by the following equations:
  - $Y = \overline{A} + B$
  - $\bullet D_A = X + B$
  - $\quad D_{\rm B} = X \cdot \overline{A}$
- a) Draw the logic diagram of the circuit
- b) Derive the state table
- c) Is this a Mealy or a Moore machine?
- d) Derive the state diagram

- a) Draw the logic diagram of the circuit
  - $Y = \overline{A} + B$
  - $D_A = X + B$
  - $\quad D_{B} = X \cdot \overline{A}$




#### b) Derive the state table

$$Y = \overline{A} + B$$

$$D_A = X + B$$

$$\quad D_{\rm B} = X \cdot \overline{A}$$

Present	state Input Next state		Output		
A	В	X	D <sub>A</sub>	D <sub>B</sub>	Y
0	0	0	0	0	1
0	0	1	1	1	1
0	1	0	1	0	1
0	1	1	1	1	1
1	0	0	0	0	0
1	0	1	1	0	0
1	1	0	1	0	1
1	1	1	1	0	1



c) Is this a Mealy or Moore machine?

It's a **Moore machine**, because the output depends ONLY on the present state and not on the input

$$Y = \overline{A} + B$$

$$D_A = X + B$$

$$D_{B} = X \cdot \overline{A}$$


Present	state	Input	Next state		Output
A	В	X	D <sub>A</sub>	D <sub>B</sub>	Υ
0	0	0	0	0	1
0	0	1	1	1	1
0	1	0	1	0	1
0	1	1	1	1	1
1	0	0	0	0	0
1	0	1	1	0	0
1	1	0	1	0	1
1	1	1	1	0	1

#### d) Find the state diagram

$$Y = \overline{A} + B$$


$$D_A = X + B$$

$$\quad D_{B} = X \cdot \overline{A}$$




Present	Present state Input		Next st	Output	
Α	В	X	D <sub>A</sub>	D <sub>B</sub>	Υ
0	0	0	0	0	1
0	0	1	1	1	1
0	1	0	1	0	1
0	1	1	1	1	1
1	0	0	0	0	0
1	0	1	1	0	0
1	1	0	1	0	1
1	1	1	1	0	1

- Example of sequential circuit analysis, starting from the logic diagram
- A sequential circuit consists of two D flip-flops (with asynchronous reset), one input X, and one output Y. Reset brings the system to initial state «00». The logic diagram is shown in the figure:



- a) Derive the state update and output equations
- b) Find the state table
- c) Derive the state diagram

#### a) Derive the state update and output equations



State update equations:

$$D_A = A (t+1) = B$$

$$D_{B} = B (t + 1) = \overline{X \oplus A}$$

Output equation:

$$Y = B \oplus (X \oplus A)$$

#### b) Derive the state table

State update equations:  $D_A = A(t+1) = B$ 

 $D_{R} = B (t + 1) = \overline{X \oplus A}$ 


Output equation:  $Y = B \oplus (X \oplus A)$ 

Preser	nt state	Input	Next	Next state	
A	В	X	D <sub>A</sub>	D <sub>B</sub>	Y
0	0	0	0	1	0
0	0	1	0	0	1
0	1	0	1	1	1
0	1	1	1	0	0
1	0	0	0	0	1
1	0	1	0	1	0
1	1	0	1	0	0
1	1	1	1	1	1


#### c) Derive the state diagram

Presen	it state	Input	Next	Next state	
Α	В	Х	D <sub>A</sub>	D <sub>B</sub>	Υ
0	0	0	0	1	0
0	0	1	0	0	1
0	1	0	1	1	1
0	1	1	1	0	0
1	0	0	0	0	1
1	0	1	0	1	0
1	1	0	1	0	0
1	1	1	1	1	1

Mealy Model (the output depends on both the present state and the input)





• Write a **structural VHDL description** of the circuit in exercize 4.11:




```
library IEEE;
use IEEE.std logic 1164.all;
entity prob 4 40 is
  port (clk, rst, X: in std logic;
                   Y: out std logic);
                                          Clock -
end prob 4 40;
architecture impl struct of prob 4 40 is
   signal A, B, XxorA, XxorA n: std logic;
   -- direct instantiation of the components
begin
   INV: entity work.inv(impl) port map (XxorA, XxorA n);
   DFFA: entity work.dff(impl) port map (rst, clk, B, A);
   DFFB: entity work.dff(impl) port map (rst, clk, XxorA n, B);
   XOR1: entity work.xor2(impl) port map (A, X, XxorA);
   XOR2: entity work.xor2(impl) port map (B, XxorA, Y);
end impl struct;
```

```
-- description of inverter
library ieee;
use ieee.std logic 1164.all;
entity inverter is
   port (in1 : in std logic;
        out1 : out std logic);
end inverter;
architecture impl of inverter is
begin
   out1 <= not in1;
end impl;
-- description of XOR gate
library ieee;
use ieee.std logic 1164.all;
entity xor2 is
   port (in1, in2 : in std logic;
             out1 : out std logic);
end xor2;
architecture impl of xor2 is
begin
   out1 <= in1 xor in2;
end impl;
```







```
-- description of D flip-flop with asynchronous reset
library ieee;
use ieee.std logic 1164.all;
entity dff is
   port ( rst, clk, d: in std logic;
                    q: out std logic);
end dff;
architecture impl of dff is
begin
   process (rst, clk)
   begin
      if rst = '1' then
         q <= '0';
      elsif (clk'event and clk = '1') then
         q <= d;
      end if;
   end process;
end impl;
```




• Provide a **behavioral VHDL** description of the circuit in exercize 4.11, using a process to describe the state diagram. Suppose Reset brings the system to 00 state:





```
library IEEE;
use IEEE.std_logic_1164.all;
entity prob 4 41 is
   port ( clk, rst, X: in std logic;
                    Y: out std logic);
end prob 4 41;
architecture impl beh of prob 4 41 is
   type state type is (S0, S1, S2, S3);
   signal state, next state: state type;
begin
```




```
0/0
                                                              1/1
-- 1st process: updates status and implements
                                                             0/1
                                                                                     0/1
asynchronous reset
                                                                          1/0
                                                                  10
                                                                                11
   state register: process (clk, rst)
   begin
       if rst then
           state <= S0;
       elsif (clk'event and clk = '1') then
           state <= next state;</pre>
                                      Process 1: Implements
       end if;
                                      the state register with positive edge triggered D-FF
                                                                 - RST
   end process;
                                                                     CLK
                                                                 √Triggered D
```

X/Y


- 2nd process: computes next state as a combinational function of input and present state

```
next state comb: process (X, state)
begin
   case state is
      when S0 =>
         if X = '1' then
            next state <= S0;
         else
            next state <= S1;
         end if;
      when S1 =>
         if X = '1' then
             next state <= S2;
         else
             next state <= S3;</pre>
         end if;
```



Process 2: Implements the combinational logic calculating the next state as a function of present state and input


```
- 2nd process: continued
        when S2 =>
            if X = '1' then
               next state <= S1;</pre>
            else
               next state <= S0;</pre>
            end if;
        when S3 =>
            if X = '1' then
               next state <= S3;</pre>
            else
               next state <= S2;
            end if;
      end case;
   end process;
```



Process 2: Implements the combinational logic calculating the next state as a function of present state and input


- 3rd process: calculates the output as a combinational function of input and present state

```
output comb: process (X, state)
begin
case state is
   when S0 =>
      if X = '1' then
         Y <= '1';
      else
         Y <= '0';
      end if;
   when S1 =>
      if X = '0' then
         Y <= '1';
      else
         Y <= '0';
      end if;
```




**Process 3**: Implements the combinational logic calculating the output as a function of input and present state

```
- 3rd process: continued
      when S2 =>
         if X = '0' then
            Y <= '1';
         else
            Y <= '0';
         end if;
      when S3 =>
         if X = '1' then
            Y <= '1';
         else
            Y <= '0';
         end if;
   end case;
   end process;
end impl beh;
```



- Example of state diagram derivation, starting from the circuit specifications
- A serial sequence detector must be able to detect the presence of three consecutive
  1s on an incoming data line. When input X has three consecutive 1s, then output Z = 1;
  in all the other cases, Z = 0. Once Z = 1, it remains '1' until there is a 0 at the input.
  If X = 0, the circuit is reset.
  - a) Find the state diagram of the circuit
  - b) Is this a Mealy or Moore sequential machine?

- Input X has three consecutive 1s => output Z = 1
- Otherwise => output Z = 0
- After Z = 1, the system remains in that state until at least one 0 arrives at the input
- If X = 0, a reset takes place
  - a) Find the circuit state diagram



S<sub>0</sub>: no '1' recognized at the input


S<sub>1</sub>: one '1' recognized at the input

S<sub>2</sub>: two '1' recognized at the input

b) It is a Mealy machine, as the output depends on both the present state and the input


## Traffic Light Controller

- Example of synthesis of sequential circuit
- At a road junction at the intersection of a NS road with an EW road, there are 4 traffic lights.
   Design a sequential circuit for traffic light control (in total, 6 lights to be controlled), with an input X indicating the presence of a car waiting in the EW direction and 6 outputs indicating whether the corresponding traffic lights should be switched on (red NS, yellow NS, green NS, red EW, yellow EW, green EW) with the following specifications:
  - Reset (RST): leads to green light in NS direction and red light in EW direction
  - If a car in EW direction is detected (X = 1), the system enters a loop which turns the light green in EW direction and then returns to green in NS direction
  - Red light must be preceded by yellow light
  - Light in NS direction can be green only if light is red in EW direction, and vice versa




## Traffic Light Controller: State Diagram

- Reset (RST): leads to green light in NS direction and red light in EW direction
- If a car in EW direction is detected (X = 1), the system enters a loop which turns the light green in EW
  direction and then returns to green in NS direction
- Red light must be preceded by yellow light
- Light in NS direction can be green only if light is red in EW direction, and vice versa




## Traffic Light Controller: State Table

Clock




=> Moore model: output depends only on the state

# Traffic Light Controller: State Assignment



## Traffic Light Controller: Encoded State Table




State	Gray encoding A B
GNS	0 0
YNS	0 1
GEW	11
YEW	10

Present state	Next : D <sub>A</sub>		LRNS	LYNS		tput <sub>LREW</sub>	LYEW	LGEW
A B	X = 0	X = 1						
0 0	0 0	0 1	0	0	1	1	0	0
0 1	11	11	0	1	0	1	0	0
11	10	10	1	0	0	0	0	1
10	00	0 0	1	0	0	0	1	0

## Traffic Light Controller: Next State Equations


Present state	Next :		Output
AB	X = 0	X = 1	
0 0	<mark>0</mark> 0	<mark>0</mark> 1	001 100
0 1	<mark>1</mark> 1	<mark>1</mark> 1	010 100
11	<mark>1</mark> 0	<mark>1</mark> 0	100 001
10	00	00	100 010



$$D_A = A(t+1) = B$$


## Traffic Light Controller: Next State Equations

Present state	Next D <sub>A</sub>		Output
AB	X = 0	X = 1	
0 0	0 0	0 1	001 100
0 1	1 <mark>1</mark>	11	010 100
11	1 <mark>0</mark>	1 <mark>0</mark>	100 001
10	0 0	0 0	100 010



$$D_B = B(t+1) = \overline{A}B + \overline{A}X = \overline{A}(B+X)$$

## Traffic Light Controller: Output Equations



Present state	Next state D <sub>A</sub> D <sub>B</sub>		Output
A B	X = 0	X = 1	
0 0	00	01	<mark>001 10</mark> 0
0 1	11	11	<mark>010 10</mark> 0
11	10	10	100 0 <mark>0</mark> 1
10	00	0 0	100 0 <mark>1</mark> 0

LRNS = A
$LYNS = \overline{A} \cdot B$
$LGNS = \overline{A} \cdot \overline{B}$
$LREW = \overline{A}$
$LYEW = A \cdot \overline{B}$
$LGEW = A \cdot B$

## Traffic Light Controller: Final Circuit

State update equations:

$$D_A = B$$


$$D_{B} = \overline{A}B + \overline{A}X = \overline{A}(B + X)$$


Output equations:

$$LRNS = A \qquad LREW = \overline{A}$$

$$LYNS = \overline{A} \cdot B \qquad LYEW = A \cdot \overline{B}$$


$$LGNS = \overline{A} \cdot \overline{B} \qquad LGEW = A \cdot B$$






## Traffic Light Controller: VHDL

- Write a **behavioral VHDL description** for the traffic light controller sequential circuit with the following characteristics:
  - Input X, Outputs LRNS, LYNS, LGNS, LREW, LYEW, LGEW
  - Reset: leads to green light in NS direction and red light in EW direction
  - If a car in EW direction is detected (X = 1): make the light green in EW direction and then return to green in NS direction
  - Red light must have a yellow light before
  - Light in NS direction ca be green only if light is red in EW direction, and vice versa



# Traffic Light Controller: Behavioral VHDL (1/4)

```
library IEEE;
use IEEE.std logic 1164.all;
entity trafficLight is
   port ( clk, rst, X : in std logic;
               lights : out std logic vector (5 downto 0));
-- (LRNS, LYNS, LGNS, LREW, LYEW, LGEW)
end trafficLight;
architecture impl beh of trafficLight is
-- constants for state encoding
   subtype state type is std logic vector (1 downto 0);
   constant GNS: state type : = "00";
   constant YNS: state type : = "01";
   constant GEW: state type : = "11";
   constant YEW: state type : = "10";
   signal state, next state: state type;
begin
```



Using constants is convenient: if you want to change the encoding, just change here (the rest of the code remains unchanged)

# Traffic Light Controller: Behavioral VHDL (2/4)

```
-- process 1: updates state and implements reset
                                                         Process 1: Implements the
    state register: process (clk, rst)
                                                      state register with PET D-FF
and implements RESET
   begin
       if (rst = '1') then
           state <= GNS;
       elsif (clk'event and clk = '1') then
           state <= next state;</pre>
       end if;
    end process;
              X = 1
                                                                            CLK
X = 0
        NS
                        NS
                                                         EW
                                         EW
                                                                         vellow /
                                                        vellow /
      green /
                                        green /
      001100
                       010100
                                                        100010
                                        100001
```

# Traffic Light Controller: Behavioral VHDL (3/4)

```
-- process 2: calculates next state as a function of input and present state
next state comb: process (X, state)
begin
                                                                   Calculates the
    case state is
                                                                     next state
       when GNS =>
           if X='0' then
                                                        X = 1
                                            X = 0
              next state <= GNS;</pre>
           else
                                                  NS
                                                                NS
                                                               yellow /
              next state <= YNS;</pre>
                                                 green /
                                                 001100
                                                               010100
           end if;
                                           RST
       when YNS => next state <= GEW;</pre>
       when GEW => next state <= YEW;</pre>
       when YEW => next state <= GNS;</pre>
                                  All possible choices must
       when others => null;
                                  be enumerated, state is a
    end case;
                                    std_logic_vector type!
end process;
```

EW

yellow /

100010

Process 2:

EW

green /

100001

# Traffic Light Controller: Behavioral VHDL (4/4)

```
-- process 3: Implements the output as a function of the state
-- LRNS, LYNS, LGNS, LREW, LYEW, LGEW
output comb: process (state)
begin
   case state is
      when GNS => lights <= "001100";</pre>
      when YNS => lights <= "010100";</pre>
      when GEW => lights <= "100001";</pre>
      when YEW => lights <= "100010";</pre>
      when others => lights <= "XXXXXXX";</pre>
   end case;
end process;
end impl beh;
```


Process 3: Calculates the output

State	Output
GNS	001 100
YNS	010 100
GEW	100 001
YEW	100 010

If 'state' does not assume any of the possible values, the output is set to 'undefined' value

## Traffic Light Controller: Testbench

 Write a testbench of the traffic light controller, applying and simulating the circuit, simulating transitions through all the states



## Traffic Light Controller: Testbench (1/3)

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.std logic unsigned.all;
entity traffic test is
end traffic test;
architecture test of traffic test is
signal clock, reset, carEW: std logic;
signal output: std logic vector (5 downto 0);
                                                                          LIGHTS
constant PERIOD: time : = 100 ns;
component trafficLight is
   port ( clk, rst, X : in std logic;
                                                                  CLK
               lights : out std logic vector (5 downto 0));
end component;
begin
DUT: trafficLight port map (clock, reset, carEW, output);
```

## Traffic Light Controller: Testbench (2/3)


```
generate_clock: process
begin
    clock <= '1';
    wait for PERIOD/2;
    clock <= '0';
    wait for PERIOD/2;
end process;</pre>
```


Generates a clock with period PERIOD: the process runs continuously

# Traffic Light Controller: Testbench (3/3)

```
apply inputs: process
begin
                                     Applies inputs (at the falling edge of the clock)
   reset <= '1';
   carEW <= '0';
   wait for 3*PERIOD/2;
   reset <= '0';
   wait for 2*PERIOD;
   carEW <= '1'; -- wait 2 clock cycles, then a car arrives
   wait for 3*PERIOD;
   carEW <= '0'; -- car leaves after 3 clock cycles
   wait for 2*PERIOD;
   carEW <= '1'; -- wait 2 clock cycles, then car comes and stays
   wait for 6*PERIOD;
                                          X = 1
                            \mathbf{X} = \mathbf{0}
   std.env.stop;
                                    NS
                                                   NS
                                                                  EW
end process;
                                                                                  EW
                                  green /
                                                  yellow /
                                                                                 yellow /
                                                                 green /
                                                                                 100010
                                  001100
                                                  010100
                                                                 100001
end test;
                           RST
```


## Traffic Light Controller: Simulation





## Proposed Exercize

- Design a sequential circuit which performs the serial sum of two binary numbers. The two numbers to
  be added are provided one bit at a time (starting from the least significant bit) and the sum is performed
  one bit at a time, starting from the least significant bit. Use Positive-edge-triggered D-type flip flops.
  Highlight the following steps:
  - Find the state diagram
  - Is it a Mealy or a Moore machine?
  - Find the state and output table
  - Minimize the functions to calculate future state and output
  - Draw the circuit



#### Disclaimer

Figures from Logic and Computer Design Fundamentals, Fifth Edition, GE Mano | Kime | Martin

© 2016 Pearson Education, Ltd