

Master:

- Inputs and outputs ports and internal variables

```
module Master(clk, reset, start, slaveSelect, masterDataToSend, masterDataReceived, SCLK, CS, MOSI, MISO);
input clk, reset, start, MISO;
input [1:0] slaveSelect;
input [7:0] masterDataToSend;
output reg [7:0] masterDataReceived;
output reg SCLK;
output reg [2:0] CS;
output reg MOSI;
integer i;
```

- Enabling Slaves

```
always@(posedge start)
begin
i<=0;
CS<=(slaveSelect==2'b00)?3'b011:(slaveSelect==2'b01)?3'b101:(slaveSelect==2'b10)?3'b110:3'b111;
end
```

According to slaveselect we enable the corresponding slave
when slaveselect isn't 0,1,2, the all slaves are disabled

- Shifting (writing to MOSI@ posedge of clk)

```
always@(posedge clk or posedge reset)
begin
if(reset)begin
masterDataReceived <=8'b00000000;
i<=0;
end
else if(i<=7)
begin
MOSI <= masterDataToSend[i];
i=i+1;
end
else //8-bitfinsh
CS<=3'b111;
if(&CS==1'b0)
SCLK<=clk;
else
SCLK<=1'bz;
end
```

Case of reset assign masterDataReceived=0, initialize i(counter) by 0

Assign MOSI by bit of masterDataToSend whose order is now (determined by i counter)

Case that 8 bits has already been sent disable the slaves(no need to send or receive data)

If there is a slave enabled assign SCLK to clk [**the positive 1/2 period of the clk**]

Else disconnect SCLK(no need for SCLK→not used by any slave)

- Sampling (Master reads data from the MISO @ negedge of clk)

```
always@(negedge clk or posedge reset) begin
if(reset)begin
masterDataReceived <=8'b00000000;
i<=0;
end
else if(&CS==1'b0)
masterDataReceived <= {MISO, masterDataReceived[7:1]};
if (&CS==1'b0)
SCLK<=clk;
else
SCLK<=1'bz;
end
endmodule
```

Case of reset assign masterDataReceived=0, initialize i(counter) by 0

Case there is a slave enabled →receive MISO in the masterDataReceived

If there is a slave enabled assign SCLK to clk [**the negative 1/2 period of the clk**]

Else disconnect SCLK(no need for SCLK→not used by any slave)

Master TB:

- Internal wires and regs

```
module MasterTB();
reg clk,reset,start,MISO;
reg [1:0]slaveSelect;
reg [7:0]masterDataToSend,recieved,senttomaster;
wire [7:0]masterDataReceived;
wire SCLK,CS,MOSI;
integer i =0;
Master M(clk, reset,start, slaveSelect, masterDataToSend, masterDataReceived,SCLK, CS, MOSI, MISO);
```

we have an instant of Master

- Initial block
 - ✓ First test case:

```
initial
begin
clk=1'b0;
reset=1'b1;
start=1'b0;
recieved=8'b00000000;
masterDataToSend=8'b11010011;
#10
reset=1'b0;
start=1'b1;
slaveSelect=2'b00;
MISO=1'b0;
#10
recieved={MOSI,recieved[7:1]};
#5
MISO=1'b1;
#5
recieved={MOSI,recieved[7:1]};
#5
MISO=1'b1;
#5
recieved={MOSI,recieved[7:1]};
#5
MISO=1'b0;
#5
recieved={MOSI,recieved[7:1]};
#5
MISO=1'b0;
```

```

#5
recieved={MOSI,recieved[7:1]};
#5
MISO=1'b1;
#5
recieved={MOSI,recieved[7:1]};
#5
MISO=1'b1;
#5
recieved={MOSI,recieved[7:1]};
#5
MISO=1'b1;
#5
recieved={MOSI,recieved[7:1]};
#10
if(masterDataReceived == 8'b11100110) $display("Master Recieved:success");
else
begin
$display("Master Recieved Failure (Expected: %b, Received: %b)",8'b11100110, masterDataReceived);
end
//#10
if(recieved == masterDataToSend) $display("Master sent:success");
else
begin
$display("Master sent Failure (Expected: %b, Received: %b)",masterDataToSend, recieved);
end

```

Testing if Successful receiving of master to 11100110 and sending 11010011

✓ Second test case:

```

reset=1'b1;
start=1'b0;
masterDataToSend=8'b11110000;
#10
reset=1'b0;
start=1'b1;
slaveSelect=2'b10;
MISO=1'b0;
#10
recieved={MOSI,recieved[7:1]};
#5
MISO=1'b0;
#5
recieved={MOSI,recieved[7:1]};
#5
MISO=1'b1;
#5
recieved={MOSI,recieved[7:1]};
#5
MISO=1'b0;
#5
recieved={MOSI,recieved[7:1]};
#5
MISO=1'b1;
#5
recieved={MOSI,recieved[7:1]};

```

```

#5
MISO=1'b1;
#5
recieved={MOSI,recieved[7:1]};
#5
MISO=1'b1;
#5
recieved={MOSI,recieved[7:1]};
#5
MISO=1'b1;
#5
recieved={MOSI,recieved[7:1]};
#10
if(masterDataReceived == 8'b11110100) $display("Master Recieved:success");
else
begin
$display("Master Recieved Failure (Expected: %b, Received: %b)",8'b11110100, masterDataReceived);
end
if(recieved == masterDataToSend) $display("Master sent:success");
else
begin
$display("Master sent Failure (Expected: %b, Received: %b)",masterDataToSend, recieved);
end
reset=1'b1;
start=1'b0;
#10
reset=1'b0;

start=1'b1;

slaveSelect=2'b11;
end

```

Testing if Successful receiving of master to 11100110 and sending 11110000

- Generating clk



```

always
#5 clk = ~clk;
endmodule

```

Results:

• Wave:



• Transcript:

```

: Master Recieved:success
: Master sent:success
: Master Recieved:success
: Master sent:success

```

SLAVE

- At positive edge of SCLK:

```
Ln#
6  integer i;
7  always@(posedge SCLK or posedge reset)
8  begin
9  if(reset) begin
10 slaveDataReceived<=8'b00000000;
11 i<=0;
12 end//end reset
13 else if(!CS)begin //enabled
14 if(i<=7) begin //else if reset=0
15 MISO<=slaveDataToSend[i];
16 i<=i+1;
17 end//else if
18 end//end enabled
19 else begin //CS
20 i<=0;
21 MISO<=1'bz;
22 end
23 end //end always
```

Shifting occur at which MISO read data from SlaveDataToSend (which is masters' input)

after master separated from slave counter i "which is used to send SlaveDataToSend to master bit by bit " return to zero again

- At negative edge of SCLK:

```
Ln#
24
25 always@(negedge SCLK or posedge reset)
26 begin
27 if(reset) //reset
28 begin
29 slaveDataReceived<=8'b00000000;
30 i<=0;
31 end
32 else if(!CS) //enabled
33 slaveDataReceived<={MOSI, slaveDataReceived[7:1]};
34 end//end always
35 endmodule
36
```

Sampling occurs at which slave "slaveDataReceived" is filled by MOSI bit by bit from left to right.

SlaveTB:

```
C:/Users/Del/Desktop/7am2/Slave.v (Slave_tb) - Default
Ln#
37 module Slave_tb();
38 reg reset, SCLK, CS, MOSI;
39 reg [7:0] slaveDataToSend=8'b10101010;
40 wire [7:0] slaveDataReceived;
41 reg [7:0] checkdatatosend;
42 wire MISO;
43 //integer i;
44 Slave S1(reset, slaveDataToSend, slaveDataReceived, SCLK, CS, MOSI, MISO);
45 initial begin
46 reset=1'b1;
47 CS=1'b0;
48 SCLK=1'b0;
49 #10 reset=1'b0;
50 MOSI=1'b1;
51 #10 checkdatatosend[0]=MISO;
52 MOSI=1'b1;
53 #10 checkdatatosend[1]=MISO;
54 MOSI=1'b0;
55 #10 checkdatatosend[2]=MISO;
56 MOSI=1'b1;
57 #10 checkdatatosend[3]=MISO;
58 MOSI=1'b1;
59 #10 checkdatatosend[4]=MISO;
60 MOSI=1'b0;
61 #10 checkdatatosend[5]=MISO;
```

```
Ln#
53 #10 checkdatatosend[1]=MISO;
54 MOSI=1'b0;
55 #10 checkdatatosend[2]=MISO;
56 MOSI=1'b1;
57 #10 checkdatatosend[3]=MISO;
58 MOSI=1'b1;
59 #10 checkdatatosend[4]=MISO;
60 MOSI=1'b0;
61 #10 checkdatatosend[5]=MISO;
62 MOSI=1'b0;
63 #10 checkdatatosend[6]=MISO;
64 MOSI=1'b1;
65 #10 checkdatatosend[7]=MISO;
66 CS=1'b1;
67 //for(i=0;i<8;i=i+1)
68 //checkdatatosend[i]=MISO;
69 if((slaveDataReceived==8'b10011011)&&(checkdatatosend==slaveDataToSend))
70 $display("Test Succeeded for receiving data and sending it");
71 else
72 $display("Test failed");
73 #10 $finish;
74 end
75 always
76 #5 SCLK=~SCLK;
77 endmodule

DevelopmentTB.v x Slave.v x
```

reset is done to give i initial value =0


cycle of clock is 10 and value of MOSI change at every cycle and

store MISO in "checkdatatosend"

self-checking TB to check if the slave send and receive correct

Results:

- Wave:






- Transcript:

```
sim:/Slave_tb/checkdatatosend \
sim:/Slave_tb/MISO
VSIW 85> run -all
# Test Succeeded for recieving data and sending it
# ** Note: $finish : C:/Users/Dell/Desktop/Tam2/Slave.v(73)
# Time: 100 ps Iteration: 0 Instance: /Slave_tb
# 1
```

Development TB:

- Wave:





- Transcript:

```
sim:/DevelopmentTB/slaveSelect \
sim:/DevelopmentTB/start \
sim:/DevelopmentTB/testcase_masterData \
sim:/DevelopmentTB/testcase_slaveData \
sim:/DevelopmentTB/TESTCASECOUNT
VSIM 3> run
# Running test set          1
# From Slave 0 to Master: Success
# From Master to Slave 0: Success
# From Slave 1 to Master: Success
# From Master to Slave 1: Success
# From Slave 2 to Master: Success
# From Master to Slave 2: Success
# Running test set          2
# From Slave 0 to Master: Success
# From Master to Slave 0: Success
# From Slave 1 to Master: Success
# From Master to Slave 1: Success
# From Slave 2 to Master: Success
# From Master to Slave 2: Success
# SUCCESS: All              12 testcases have been successful
```

All test cases passed