



SLVS352C-DECEMBER 2001-REVISED MARCH 2006


# LOW INPUT VOLTAGE, CAP FREE 150-mA LOW-DROPOUT LINEAR REGULATORS

#### **FEATURES**

- 150-mA LDO
- Available in 1.5-V, 1.6-V, 1.8-V Fixed-Output and Adjustable (1.2-V to 2.5-V) Versions
- Low Input Voltage Requirement (Down to 1.8 V)
- Small Output Capacitor, 0.1-µF
- Dropout Voltage Typically 200 mV at 150 mA
- Less Than 1 µA Quiescent Current in Shutdown Mode
- Thermal Protection
- Over Current Limitation
- 5-Pin SOT-23 (DBV) Package

#### **APPLICATIONS**

- Portable Communication Devices
- Battery Powered Equipment
- PCMCIA Cards
- Personal Digital Assistants
- Modems
- Bar Code Scanners
- Backup Power Supplies
- SMPS Post Regulation
- Internet Audio



#### **DESCRIPTION**

The TPS721xx family of LDO regulators is available in fixed voltage options that are commonly used to power the latest DSPs and microcontrollers with an adjustable option ranging from 1.22 V to 2.5 V. These regulators can be used in a wide variety of applications ranging from portable, battery-powered equipment to PC peripherals. The family features operation over a wide range of input voltages (1.8 V to 5.5 V) and low dropout voltage (150 mV at full load). Therefore, compared to many other regulators that require 2.5-V or higher input voltages for operation, these regulators can be operated directly from two AAA batteries. Also, the typical guiescent current (ground pin current) is low, starting at 85 µA during normal operation and 1 µA in shutdown mode. These regulators can be operated very efficiently and. in a battery-powered application, help extend the longevity of the device.

Similar LDO regulators require 1-µF or larger output capacitors for stability. However, this regulator uses an internal compensation scheme that stabilizes the feedback loop over the full range of input voltages and load currents with output capacitances as low as 0.1-µF. Ceramic capacitors of this size are relatively inexpensive and available in small footprints.

This family of regulators is particularly suited as a portable power supply solution due to its minimal board space requirement and 1.8-V minimum input voltage. Being able to use two off-the-shelf AAA batteries makes system design easier and also reduces component cost. Moreover, the solution will be more efficient than if a regulator with a higher input voltage is used.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

#### SLVS352C-DECEMBER 2001-REVISED MARCH 2006





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **ORDERING INFORMATION**

T <sub>J</sub>	VOLTAGE	PACKAGE	PART I	SYMBOL	
-40°C to 125°C	Adjustable		TPS72101DBVT <sup>(1)</sup>	TPS72101DBVR <sup>(2)</sup>	PEKI
	1.5 V SOT-23		TPS72115DBVT <sup>(1)</sup>	TPS72115DBVR (2)	PEII
	1.6 V	(DBV)	TPS72116DBVT <sup>(1)</sup>	TPS72116DBVR (2)	PHFI
	1.8 V		TPS72118DBVT <sup>(1)</sup>	TPS72118DBVR <sup>(2)</sup>	PEJI

<sup>1)</sup> The DBVT indicates tape and reel of 250 parts.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted (1)(2)

	TPS72101, TPS72115, TPS72116, TPS72118
Voltage range at IN	-0.3 V to 7 V
Voltage range at EN	-0.3 V to 7 V
Voltage on OUT, FB, NC	-0.3 V to V <sub>I</sub> + 0.3 V
Peak output current	Internally limited
ESD rating, HBM	3 kV
Continuous total power dissipation	See Dissipation Rating Table
Operating junction temperature range, T <sub>J</sub>	-40°C to 150°C
Storage temperature range, T <sub>stg</sub>	-65°C to 150°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to network ground terminal.

#### PACKAGE DISSIPATION RATING

BOARD	PACKAGE	$R_{\Theta JC}$ $R_{\Theta JA}$		DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> ≤ 25°C POWER RATING	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	
Low-K <sup>(1)</sup>	DBV	65.8 °C/W	259 °C/W	3.9 mW/°C	386 mW	212 mW	154 mW	
High-K <sup>(2)</sup>	DBV	65.8 °C/W	180 °C/W	5.6 mW/°C	555 mW	305 mW	222 mW	

<sup>(1)</sup> The JEDEC Low-K (1s) board design used to derive this data was a 3 inch x 3 inch, two-layer board with 2 ounce copper traces on top of the board.

<sup>(2)</sup> The DBVR indicates tape and reel of 3000 parts.

<sup>(2)</sup> All voltage values are with respect to network ground terminal.

<sup>(2)</sup> The JEDEC High-K (2s2p) board design used to derive this data was a 3 inch x 3 inch, multilayer board with 1 ounce internal power and ground planes and 2 ounce copper traces on top and bottom of the board.



# **ELECTRICAL CHARACTERISTICS**

over recommended operating junction temperature range  $V_{IN} = V_{OUT(Nom)} + 1 \text{ V}, I_{OUT} = 1 \text{ mA}, EN = V_{IN}, C_{OUT} = 1 \text{ } \mu\text{F}$  (unless otherwise noted)

	PARAMETER		TEST CONDI	TIONS	MIN	TYP	MAX	UNIT		
V <sub>IN</sub>	Input voltage <sup>(1)</sup>				1.8		5.5	V		
$V_{OUT}$	Output voltage range	TPS72101			1.225		2.5	V		
I <sub>OUT</sub>	Continuous output curre	nt			0		150	mA		
T <sub>J</sub>	Operating junction temp	erature			-40		125	°C		
		TPS72101	0 μA < I <sub>OUT</sub> < 150 mA <sup>(1)</sup>	1.8 V ≤ V <sub>OUT</sub> ≤ 2.5 V	0.97 V <sub>O</sub>		1.03 V <sub>O</sub>			
		TD070445	$T_J = 25^{\circ}C$			1.5				
		TPS72115	0 μA < I <sub>OUT</sub> < 150 mA	$2.5 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}$	1.455		1.545			
$V_{OUT}$	Output voltage	TPS72116	T <sub>J</sub> = 25°C			1.6		V		
		17572116	0 μA < I <sub>OUT</sub> < 150 mA	$2.6 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}$	1.552		1.648			
		TDC70440	T <sub>J</sub> = 25°C			1.8				
		TPS72118	0 μA < I <sub>OUT</sub> < 150 mA	$2.8 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}$	1.746		1.854			
			T <sub>J</sub> = 25°C			85				
	Ouisseent surrent (CND	aat)					120			
$I_{(Q)}$	Quiescent current (GND	current)	I <sub>OUT</sub> = 150 mA	$T_J = 25^{\circ}C$		570		μA		
			I <sub>OUT</sub> = 150 mA			850				
	Standby ourrant		EN < 0.5 V	$T_J = 25^{\circ}C$		0.01		μA		
Standby current			EN < 0.5 V			μΑ				
$V_n$	Output noise voltage	TPS72115	BW = 200 Hz to 100 kHz, T <sub>J</sub> = 25°C	C <sub>o</sub> = 1 μF		90		μV		
$V_{ref}$	Reference voltage		$T_J = 25$ °C			1.225		V		
PSRR	Ripple rejection		$f = 100 \text{ Hz}, C_o = 10 \mu\text{F}, I_{OUT} = 150 \text{ mA}$	T <sub>J</sub> = 25°C; See <sup>(1)</sup>		48		dB		
	Current limit		See (2)		175		525	mA		
	Output voltage line regu $(\Delta V_{OUT}/V_{OUT})^{(1)}$	lation	V <sub>O</sub> + 1 V < V <sub>IN</sub> ≤ 2.5 V	T <sub>J</sub> = 25°C		0.03	0.09	%/V		
	Output voltage load regulation	TPS72118	0 < I <sub>OUT</sub> < 150 mA	T <sub>J</sub> = 25°C		0.5		mV		
V <sub>IH</sub>	EN high level input	-11			1.4					
V <sub>IL</sub>	EN low level input				-0.2		0.4	V		
	ENL's and some of		EN = 0 V			-0.01		^		
Ц	I <sub>I</sub> EN input current		EN = IN			-0.01		μA		
.,	Dana and malks as (3)	TPS72118	I <sub>OUT</sub> = 150 mA	T <sub>J</sub> = 25°C		150		\/		
$V_{DO}$	Dropout voltage <sup>(3)</sup>	TPS72101	I <sub>OUT</sub> = 150 mA	$1.2 \text{ V} \le \text{V}_{\text{O}} \le 5.2 \text{ V}$			240	mV		
In	Feedback input current	TPS72101					1	μΑ		
	Thermal shutdown temp	erature				170		°C		
	Thermal shutdown hyste	eresis				20		°C		

 <sup>(1)</sup> Minimum IN operating voltage is 1.8 V or V<sub>OUT</sub> + V<sub>DO</sub>, whichever is greater.
 (2) Test condition includes output voltage V<sub>O</sub> = 1 V and pulse duration = 10 mS.
 (3) Dropout voltage is defined as the differential voltage between V<sub>O</sub> and V<sub>I</sub> when V<sub>O</sub> drops 100 mV below the value measured with V<sub>IN</sub> =  $V_{OUT} + V_{DO}$ .







Figure 1. FUNCTIONAL BLOCK DIAGRAM—ADJUSTABLE VERSION



A. This pin must be left floating and not connected to GND.

Figure 2. FUNCTIONAL BLOCK DIAGRAM—FIXED VERSION

# **Terminal Functions**

TERMIN	IAL	DESCRIPTION					
NAME	NO.	DESCRIPTION					
GND	2	Ground					
EN	3	Enable input					
IN	1	Input supply voltage					
NC/FB	4	NC = Not connected (see <sup>(A)</sup> ); FB = Feedback (adjustable option TPS72101)					
OUT	5	Regulated output voltage					

f - Frequency - Hz



IO - Output Current - mA

#### TYPICAL CHARACTERISTICS




Figure 6. Figure 7. Figure 8.

f - Frequency - Hz



Figure 17.

# **TYPICAL CHARACTERISTICS (continued)**




Figure 15.

Figure 16.



#### **APPLICATION INFORMATION**

The TPS721xx family of low-dropout (LDO) regulators functions with a very low input voltage (>1.8 V). The dropout voltage is typically 150 mV at full load. Typical quiescent current (ground pin current) is only 85  $\mu$ A and drops to 1  $\mu$ A in the shutdown mode.

#### **DEVICE OPERATION**

The TPS721xx family can be operated at low input voltages due to low voltage circuit design techniques and a PMOS pass element that exhibits low dropout.

A logic low on the enable input, EN, shuts off the output and reduces the supply current to less than 1  $\mu$ A. EN may be tied to  $V_{IN}$  in applications where the shutdown feature is not used.

Current limiting and thermal protection prevent damage by excessive output current and/or power dissipation. The device switches into a constant-current mode at approximately 350 mA; further load reduces the output voltage instead of increasing the output current. The thermal protection shuts the regulator off if the junction temperature rises above 170°C. Recovery is automatic when the junction temperature drops approximately 20°C below the high temperature trip point. The PMOS pass element includes a back diode that safely conducts reverse current when the input voltage level drops below the output voltage level.

A typical application circuit is shown in Figure 18.




Figure 18. Typical Application Circuit

#### **DUAL SUPPLY APPLICATION**

In portable, battery-powered electronics, separate power rails for the DSP or microcontroller core voltage,  $V_{(CORE)}$ , and I/O peripherals ( $V_{IO}$ ) are usually necessary. The TPS721xx family of LDO linear regulators is ideal for providing  $V_{(CORE)}$  for the DSP or microcontroller. As shown in Figure 19, two AAA batteries provide an input voltage to a boost converter and the TPS72115 LDO linear regulator. The batteries combine input voltage ranges from 3.0 V down to 1.8 V near the end of their useful lives. Therefore, a boost converter is necessary to provide the typical 3.3 V needed for  $V_{IO}$ , and the TPS72115 linear regulator provides a regulated  $V_{(CORE)}$  voltage, which in this example is 1.5 V. Although there is no explicit circuitry to perform power-up sequencing of first  $V_{(CORE)}$  then  $V_{IO}$ , the output of the linear regulator reaches its regulated voltage much faster (< 400 µs) than the output of any switching type boost converter due to the inherent slow start up of those types of converters. Assuming a boost converter with minimum  $V_{I}$  of 1.8 V is appropriately chosen, this power supply solution can be used over the entire life of the two off-the-shelf AAA batteries. Thus, this solution is very efficient and the design time and overall cost of the solution is minimized.



# **APPLICATION INFORMATION (continued)**




Figure 19. Dual Supply Application Circuit

#### **EXTERNAL CAPACITOR REQUIREMENTS**

A 0.1-µF ceramic bypass capacitor is required on both the input and output for stability. Larger capacitors improve transient response, noise rejection, and ripple rejection. A higher value electrolytic input capacitor may be necessary if large, fast rise time load transient are anticipated, and/or there is significant input resistance from the device to the input power supply.

#### POWER DISSIPATION AND JUNCTION TEMPERATURE

Specified regulator operation is assured to a junction temperature of 125°C; the maximum junction temperature allowable without damaging the device is 150°C. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation,  $P_{D(max)}$ , and the actual dissipation,  $P_D$ , which must be less than or equal to  $P_{D(max)}$ .

The maximum-power-dissipation limit is determined using Equation 1:

$$P_{D(max)} = \frac{T_{J}max - T_{A}}{R_{\theta JA}}$$
(1)

Where:

- T<sub>J</sub>max is the maximum allowable junction temperature.
- R<sub>θJA</sub> is the thermal resistance junction-to-ambient for the package; see the package dissipation rating table.
- T<sub>A</sub> is the ambient temperature.

The regulator dissipation is calculated using Equation 2:

$$P_{D} = (V_{I} - V_{O}) \times I_{O}$$
(2)

Power dissipation resulting from quiescent current is negligible.

#### PROGRAMMING THE TPS72101 ADJUSTABLE LDO REGULATOR

The output voltage of the TPS72101 adjustable regulator is programmed using an external resistor divider as shown in Figure 20. The output voltage is calculated using Equation 3:

$$V_{O} = V_{ref} \times \left(1 + \frac{R1}{R2}\right) \tag{3}$$

Where:

• V<sub>ref</sub> = 1.225 V typ (the internal reference voltage)



### **APPLICATION INFORMATION (continued)**

Resistors R1 and R2 should be chosen for approximately 10- $\mu$ A divider current. Lower value resistors can be used but offer no inherent advantage and waste more power. Higher values should be avoided, as leakage currents at FB increase the output voltage error. The recommended design procedure is to choose R2 = 30.1 k $\Omega$  to set the divider current at 10  $\mu$ A and then calculate R1 using Equation 4:

$$R1 = \left(\frac{V_{O}}{V_{ref}} - 1\right) \times R2 \tag{4}$$

#### Where:

• V<sub>ref</sub> = 1.225 V.

# $\begin{array}{c|c} \text{OUTPUT VOLTAGE} \\ \text{PROGRAMMING GUIDE} \\ \hline \text{OUTPUT} & \text{DIVIDER RESISTANCE} \\ \text{VOLTAGE} & (k\Omega)^1 \\ \text{(V)} & \text{R1} & \text{R2} \\ \hline 2.5 & 127 & 121 \\ \hline \end{array}$

Note (1): 1% values shown.




Figure 20. TPS72101 Adjustable LDO Regulator Programming

#### REGULATOR PROTECTION

The TPS721xx pass element has a built-in back diode that safely conducts reverse current when the input voltage drops below the output voltage (for example, during power down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage is anticipated, external limiting might be appropriate.

The TPS721xx also features internal current limiting and thermal protection. During normal operation, the TPS721xx limits output current to approximately 350 mA. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 170°C, thermal-protection circuitry shuts it down. Once the device has cooled down to below 150°C, regulator operation resumes.





15-Apr-2017

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS72101DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEKI	Samples
TPS72101DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEKI	Samples
TPS72101DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEKI	Samples
TPS72101DBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEKI	Samples
TPS72115DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEII	Samples
TPS72115DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEII	Samples
TPS72115DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEII	Samples
TPS72115DBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEII	Samples
TPS72116DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PHFI	Samples
TPS72116DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PHFI	Samples
TPS72116DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PHFI	Samples
TPS72118DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEJI	Samples
TPS72118DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEJI	Samples
TPS72118DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEJI	Samples
TPS72118DBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEJI	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.



# PACKAGE OPTION ADDENDUM

15-Apr-2017

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Feb-2018

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS72115DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS72115DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS72116DBVT	SOT-23	DBV	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS72118DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS72118DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3

www.ti.com 9-Feb-2018



\*All dimensions are nominal

7 til dilliciololio die Homilia							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS72115DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS72115DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS72116DBVT	SOT-23	DBV	5	250	203.0	203.0	35.0
TPS72118DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS72118DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4073253/P





SMALL OUTLINE TRANSISTOR



# NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Reference JEDEC MO-178.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.