

16/10/20

Q: Find no of 3×8 decoders req to design 10×1024 decoder.

Ans:


$$\frac{1024}{8} = 128$$

$$\frac{128}{8} = 16$$

$$\frac{16}{8} = 2$$

$$\frac{2}{8} = [0.25] = 1$$

$$\therefore 128 + 16 + 2 + 1 = 147$$




(Q170)

→ No of smaller decoders req to build a larger decoder is always odd.

~~The~~


(Q33) The minimal pos. form of the ~~the~~ o/p function



- a) $P(Q+\bar{R})$ b) $R(\bar{Q}+P)$ c) $P(\bar{Q}+R)$ d) $R(Q+\bar{P})$

R	Q	P	Y_0	Y_1	Y_2	Y_3	Y_4	Y_5	Y_6	Y_7
0	0	0	1	0	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	1	0	0	0	0	0	0	0	0	1

$$f = \overline{Y_0 + Y_2 + Y_3 + Y_4 + Y_5}$$



$$\vec{f} = \vec{P} + \vec{R}Q$$

$$\Rightarrow f = \overline{\bar{P} + \bar{R}Q}$$

$$= -P(R + \bar{Q})$$


$\therefore \text{opt C}$

Method 2 :


$$f = \frac{Y_0 + Y_2 + Y_3 + Y_4 + Y_6}{5}$$

$$= \Sigma m(0, 2, 3, 4, 6)$$

$$= \text{PH}(0, 2, 3, 4, 6)$$



$$f = P(R + \bar{Q})$$



* *
*) Find min no of 4×2 encoder required to construct 64×6
* * encoders.

Sol:

$$\frac{64}{4} = 16$$

$$\frac{16}{4} = 4$$


$$\frac{4}{4} = 1$$

$$\therefore 16+4+1 = 21$$

Multiplexer & Demultiplexer:

Multiplexer (Mux):

Multiplexer is a CLC which consists of 2^n i/p and single o/p and 'n' selection line i/p and addressed O/P (parallel to serial conversion).




Multiplexing: sending many

signals through
single channel

Demultiplexers:

It is a CLC which consists of single i/p & 2^n o/p with 'n' selection line inputs.



Mux: Parallel i/p to serial o/p

Demux: Serial i/p to parallel o/p

Mux:

→ used for converting parallel data to serial data.

→ Data selector.

Demux:

→ Serial to Parallel data converter.

→ Data distributor.

17/10/20

Multiplexer Design:

Model 1 :

If functional inputs (FI) = selection line inputs (SI) then
design directly.

Model 2 :

If functional inputs (FI) > selection line inputs (SI) then
design using implementation table

→ If $FI < SI$ then design is not possible

(i) Design $f(A, B, C) = \sum m[2, 4, 6]$ using

i) 8×1 mux

ii) 4×1 mux

Sol:


i) Using 8×1 mux:

No of FI = 3

No of SI = 3

In this Here, $FI = SI$.

so we design directly



$$f(A, B, C) = \sum m(2, 4, 6)$$

4x1 Mux:

Here $FI = 3$


$SI = 2$

$FI > SI$

so we design this using implementation table.

Implementation table (by removing ' A')

	I_0 $\bar{B}C$	I_1 $\bar{B}C$	I_2 $\bar{B}C$	I_3 $\bar{B}C$
$\bar{A}(0)$	0	1	2	3
$\bar{A}(1)$	4	5	6	7
A	0	1	0	0



Verification


$$f = \bar{B}C I_0 + \bar{B}C I_1 + \bar{B}C I_2 + \bar{B}C I_3$$

$$f(A, B, C) = \bar{A}\bar{B}\bar{C} + 0 + \bar{B}\bar{C}$$


$$\bar{B}\bar{C} + \bar{A}\bar{B}C = A\bar{B}\bar{C} + AB\bar{C} + \bar{A}BC$$

$$SOP = \Sigma m(2, 4, 6)$$

$$B \left(\bar{A}\bar{B}\bar{C} \right) 3 + \left(\bar{A}\bar{B}C \right) 5 = 4$$



* Q39) The logic function implemented by the circuit shown below is




Sol:


$$I_0 = 0 \quad I_1 = 1 \quad I_2 = 1 \quad I_3 = 0$$

$$\Rightarrow f = \Sigma m(1, 2) = P \oplus Q$$

(Q40) In the following digital circuit , find f_3



Sol:



$$B = \bar{B}\bar{A} + BA$$

$$AB + \bar{A}\bar{B} = AB + \bar{A}\bar{B}$$

$$\bar{A}(AB + \bar{A}\bar{B}) = A \oplus B$$

$$f = \bar{C}(A \oplus B) + C(A \oplus B)$$

$$= \bar{C}(\bar{A} \oplus B) + C(A \oplus B)$$

$$= (\bar{A} \oplus B) \odot C$$


\Leftrightarrow

$$= \bar{C}(\bar{A}\bar{B} + AB) + C(\bar{A}B + A\bar{B})$$

$$= \bar{A}\bar{B}\bar{C} + AB\bar{C} + \bar{A}BC + A\bar{B}C$$

$$= \Sigma m(0, 3, 5, 6)$$

Q41) The minterm f(P, Q, R) are



Sol:

$$Y_0 = \bar{P}\bar{Q}; \quad Y_1 = \bar{P}Q; \quad Y_2 = P\bar{Q}; \quad Y_3 = PQ$$


$$\Rightarrow f = \bar{P}\bar{R}I_0 + \bar{P}RI_1 + P\bar{R}I_2 + PR\underline{I_3}$$

$$= \bar{P}\bar{R}\bar{P}\bar{Q} + \bar{P}PR\bar{Q} + P\bar{R}P\bar{Q} + PRPQ$$

$$= \bar{P}\bar{Q}\bar{R} + \bar{P}Q\bar{R} + P\bar{Q}\bar{R} + PQR$$

$$= \sum m(0, 3, 4, 7)$$

Q42) The circuit shown below




The delays of NOR, gate, Mux & inverter are 2ns, 1.5ns &

1ns respectively. If all the inputs are applied, then the

maximum prop. propagation delay (in ns) is _____

Sol:



The fig shows max possible delay of each step when $T=1$.

If $T=0$ then,

$$\text{delay for } I_0 = 2\text{ns}$$

$$\text{delay for o/p of 1^{st} mux} = 2 + 1.5 = 3.5$$

selection of mux 2 will be 0 if

$$\therefore \text{delay of NOR} = 2\text{ns} + 2.5 = 4.5$$

$$\therefore \text{delay of 2^{nd} mux} =$$

$$\text{delay of mux 2 will be } 3.5 + 1.5 = 5.$$

(\because selection of mux 2 is 1)

If $T=1$ then

$$\text{delay of } I_1 = 1\text{ns}$$

$$\text{delay of mux 1} = 1 + 1.5 = 2.5$$

$$\text{selection of mux 2} = I_0$$

$$\therefore \text{delay of NOR} = 2.5 + 2$$

NOR

so total delay will be $2 + 4.5 = 6$

$$\therefore \text{delay of mux 2} = 4.5 + 1.5 = 6$$

$$\therefore \text{Max delay} = 6$$

18/10/20

* *
843
* *

To design 128×1 max min no of 4×1 max reg is?

Sol:

required i/p
given i/p

$$\therefore \frac{128}{4} = 32$$

$$\frac{32}{4} = 8$$

$$\frac{8}{4} = 2$$

$$\frac{2}{4} = 0.5$$

$$\therefore 1 + 2 + 8 + 32 = 43$$

* *
843
* *

To design 1×64 Demux, min no of 1×4 demux req is

Sol:

req o/p
given o/p

$$= \frac{64}{4} = 16$$

$$\frac{16}{4} = 4$$

$$\frac{4}{4} = 1$$

$$\therefore 21$$

Overflow:

In the signed 2's complement arithmetic, if the result exceeds the range

$-(2^{n-1})$ to $(2^{n-1}-1)$ then overflow occurs

18/10/20

* * *
Q43 To design 128×1 mux min no of 4×1 max req is?

Sol:

required i/p
given i/p

$$\therefore \frac{128}{4} = 32$$

$$\frac{32}{4} = 8$$

$$\frac{8}{4} = 2$$

$$\frac{2}{4} = 0.5$$

$$\therefore 1+2+8+32 = 43$$

* * * Q44 To design 1×64 Demux, min no of 1×4 demux req is?

Sol:

req o/p
given o/p

$$= \frac{64}{4} = 16$$

$$\frac{16}{4} = 4$$

$$\frac{4}{4} = 1$$

$$\therefore 21$$

Overflow:

In the signed 2's complement arithmetic, if the result exceeds the range $-(2^{n-1})$ to $(2^{n-1}-1)$ then overflow occurs.

Case(i) :

Addition of a +ve and a -ve number:

Eg: Add +6 & -2

$$\begin{array}{r}
 +6 \rightarrow 0110 \\
 -2 \rightarrow 1110 \\
 \hline
 10100 = (+4)
 \end{array}$$

\therefore no overflow

\rightarrow Thus addition of a positive and a negative never leads to overflow.

Case II: Addition of two +ve numbers:

Add +4, +5

$$\begin{array}{r}
 +4 \rightarrow 0100 \\
 +5 \rightarrow 0101 \\
 \hline
 1001
 \end{array}$$

Here we have 4 bits

\therefore range -2^{n-1} to $2^{n-1} - 1$

-8 to 7

\therefore overflow occurred

Eg: Add +4, +2

$$\begin{array}{r}
 +4 \rightarrow 0100 \\
 +2 \rightarrow 0010 \\
 \hline
 0110
 \end{array}$$

+6 is within the range

\therefore no overflow.

i. Addition of two positive numbers may cause overflow.

Case III: Addition of both -ve numbers

Eg: add $-7 + -5$

$$-7 \rightarrow 1001$$

$$-5 \rightarrow \underline{1011}$$

$$\underline{-12} \quad \underline{00100}$$

-12 doesn't lie in the range

\therefore overflow occurs.

Eg: add $-5 + -2$

$$-5 \rightarrow 1011$$

$$-2 \rightarrow \underline{1110}$$

$$\underline{-7} \quad \underline{11001}$$

$\therefore -7$ lies within the range

\therefore no overflow.

Thus addition of two -ve numbers may lead to overflow.

Observation: stated

From the above examples, we had overflow whenever

C_3 & C_4 were different.

\therefore Condition to detect overflow is $C_3 \oplus C_4 = 1$

\therefore for n -bit numbers, condition for overflow is


$$C_{in} \oplus C_{out} \text{ (or) } C_{n-1} \oplus C_n$$

\rightarrow One more method to detect overflow is by observing sign bits

$$\text{i.e., } A_{n-1} B_{n-1} \bar{S}_{n-1} + \bar{A}_{n-1} \bar{B}_{n-1} S_{n-1} = 1$$

Sequential Logic Circuits:

Defn: The circuit in which present o/p depends on both present i/p as well as previous data.



$$S.L.C = C.L.C + \text{Memory}$$

Flip-Flop:

It is a memory element

Types of flip-flops:


- | | | |
|-----------|---------------|---|
| i) SR FF | } Two i/p FF, | } Two o/p
[Q_{n+1}, \bar{Q}_{n+1}] |
| ii) JK FF | | |
| iii) T FF | } one i/p FF | |
| iv) DFF | | |
- ∴ FF is also called as bi-stable device.

Condition in FF: $Q_{n+1} \neq \bar{Q}_{n+1}$ (i.e., $Q_{n+1} + \bar{Q}_{n+1} = 1$)

always value of Q_{n+1}, \bar{Q}_{n+1} are complement to each other.

If value $Q_{n+1} = \bar{Q}_{n+1}$, then it is invalid o/p.

SR FlipFlop:




S - Set

R - Reset

Characteristic table (Truth table)

Decimal	S	R	$(Q_n)'$	$(N.S)$ Q_{n+1}	state name
0	0	0	0	0	
1	0	0	1	1	No change
2	0	1	0	0	
3	0	1	1	0	Reset
4	1	0	0	1	
5	1	0	1	1	Set
6	1	1	0	x	
7	1	1	1	x	Invalid

Expression for Q_{n+1}



Excitation table (or) Transition table:

Q_n	Q_{n+1}	S	R
0	1	0	x
0	1	1	0
1	0	0	1
1	1	x	0

Note


→ Disadvantage of SRFF is when $S=1$ & $R=1$ the o/p is invalid. We can overcome this problem using JKFF.

simplified truth table:

S	R	Qn+1
0	0	Q_n
0	1	0
1	0	1
1	1	X

20/10/20


JK Flip Flop:



Characteristic Table:

J	K	Q_n	Q_{n+1}	State Name
0	0	0	0	No Change
0	0	1	1	No Change
0	1	0	0	Reset
0	1	1	0	Set
1	0	0	1	
1	0	1	1	
1	1	0	1	Toggle
1	1	1	0	Toggle

$$Q_{n+1}[J, K, Q_n] = \sum m(1, 4, 5, 6)$$



$$Q_{n+1} = \bar{J} \bar{Q}_n + \bar{K} Q_n$$


Excitation table:

Q_n	Q_{n+1}	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

Simplified Truth table

S	R	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	\bar{Q}_n

T Flip Flop:



$T \rightarrow \text{Toggle}$

Characteristic table:

$T=0 \Leftrightarrow J=0 \text{ & } K=0$ in JKFF

$T=1 \Leftrightarrow J=1 \text{ & } K=1$ in JKFF

Characteristic table:

T	Q_n	Q_{n+1}	State
0	0	0	No change
0	1	1	
1	0	1	Toggle
1	1	0	

$$Q_{n+1} = T \oplus Q_n$$


Excitation table:

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

Simplified Truth table:

T	Q_{n+1}
0	Q_n
1	\bar{Q}_n

→ data[delay]
D FlipFlop:



DFF is called

→ data FF & Buffer FF

→ transparent FF

∴ O/p is same
as i/p

↳ used to
create delay
& send the
data.

→ Delay FF

Characteristic Table :

D	Q_n	Q_{n+1}	State
0	0	0	
0	1	0	reset
1	0	1	
1	1	1	set

$$D=0 \cong (S=0 \& R=1)$$

↳ reset

$$D=1 \cong (S=1 \& R=0)$$

↳ set

$$Q_{n+1} = D\bar{Q}_n + DQ_n = D$$

$$\therefore Q_{n+1} = D$$

Excitation table

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

Simplified Truth Table :

D	Q_{n+1}
0	0

Note:

$$SR \Rightarrow Q_{n+1} = S + \bar{R}Q_n$$


$$JK \Rightarrow Q_{n+1} = J\bar{Q}_n + \bar{K}Q_n$$

$$T\bar{D} \Rightarrow Q_{n+1} = T \oplus Q_n$$

$$D \Rightarrow Q_{n+1} = D$$

Flipflop Conversion Related Problems

Eg: Find how the below circuit acts



Sol:

$$D = \overline{Q_n} \cdot \overline{X} \cdot \overline{Q_n}$$

$$Y = D \cdot \overline{Q_n}$$

$$\overline{Q_n} + \overline{Y_n}$$

Qn	Qn-bar
0	1
1	0

$$\text{i.e., } Q_{n+1} = \overline{X} \cdot \overline{Q_n} + Y \cdot \overline{Q_n}$$


i.e.,
for JKFF

$$Q_{n+1} = J \cdot \overline{Q_n} + R \cdot \overline{Q_n}$$

i.e., The given ckt is JKFF &

where X is K & Y is J

Eg: Find how the below ckt works



Sol:

From the figure

$$\text{Q}_{n+1} = T \oplus Q_n$$

we have $T = X \oplus Q_n$

$$\begin{aligned}\therefore Q_{n+1} &= X \oplus \underbrace{Q_n \oplus Q_n}_{\text{cancel terms}} \\ &= X \oplus 0\end{aligned}$$

$$= X$$

i.e. $Q_{n+1} = X$


(Implication) given X corresponds to D flipflop where $X=D$.

Clock:


Clock is used to change the o/p of any sequential circuit at a specified point on a triggering.

Types of clocks:

i) Positive Edge triggered:



ii) Negative Edge triggered:




iii) Positive level triggered:



iv) Negative level triggered:





$t_{PW} \rightarrow$ clock pulse width

$T_{Clock} \rightarrow$ clock Time period

$$T_{Clock} = 2t_{PW}$$

Propagation delay (t_{PD}):

Time required for an input to propagate to the output is called propagation delay.

Note: During one clock time period, it is required that O/P changes only once.

Race Around Problem:

For JK FF, if $J=1, K=1$ and if clock pulse width (t_{PW}) is more than propagation delay then O/P keeps on toggling. This happens with edge triggering.

This problem is known as race around problem.

$$J=1, K=1 \text{ & } (t_{PW} > t_{PD}) \Rightarrow \text{race around problem.}$$

or
 $(t_{PD} < T_{Clock}/2)$



→ This problem occurs only in JKFF & TFF.

→ SRFF & DFF are free from this problem.

condition to avoid race around problem:

Method 1: $t_{pw} < t_{pd} < T_{clock}$ } *Sett. setup time*
or
 $\frac{T_{clock}}{2} < t_{pd} < T_{clock}$ } *Sett. hold time*

This is not possible practically.


Method 2: Using Master-Slave flip flop

Advantage: Complex Design

Method 3: Using Edge triggered clock.



Master Slave FF:



→ Master slave FF is constructed using 2 FFs.

→ Master \Rightarrow JKFF

slave \Rightarrow JK/SR

→ When master is enabled (functional) the slave is disabled.

When slave is enabled, master is disabled.

→ Slave copies action of master.

→ Master & slave O/Ps never change at same time (\because at given time only one is functional)

→ Though we have two flip flops, master slave flip flop store only one bit.

Register:

- group of flip flops is called a register
- An n-bit register contains n FFs and is used to store n-bit data.




Shift register:

A register in which shifting of data is possible in one or both the directions is called a shift register.




Types of shift registers:


(i) Serial Right shift:




(ii) Rotate right shift:




(iii) Serial left shift:



(i) Rotate left shift:




(ii) Parallel shift in:




Data is entered into all FFs at the same time.

(iii) Parallel shift out:



Data is sent out from all FFs at the same time.


Eg: The initial content of a bit serial-in parallel-out right shift register is shown below




Find contents of shift register after 3 clock pulses.

Sol:


After 1st clock pulse:



After 2nd clock pulse :



After 3rd clock pulse :




$\therefore 1010$

Counters:

Counter is a register that goes through a predetermined sequence of states.

→ A mod- n counter has ' n ' different states.



$$f_o = \frac{f_i}{N}$$

i.e., Counter is used in frequency division.

Thus Mod-N counter is also known as divided-by- N counter.


→ To design a mod- N counter we need n bits register.

such that $N \leq 2^n$

$N \rightarrow$ no of states


$n \rightarrow$ no of flip-flops required

Types of Counters



Asynchronous Counter

→ O/p of one FF is given as clock i/p for other FF.



→ Here O/p of all the FFs

change at different times.

→ If propagation delay of each FF is t_{pd} then


propagation delay of an

n-bit asynchronous counter is:

$$n \cdot t_{pd}$$

Synchronous Counter

→ Same clock i/p is given for all FFs



→ Here output of all the FFs

changes at the same time.

→ If propagation delay of each


FF is t_{pd} then for an n-bit

synchronous counter's time delay is t_{pd}

Asynchronous (or) Ripple Counter:

3-bit Up Counter:


→ : Negative edge trigger.



Assume the initial configuration is

$$Q_0 = Q_1 = Q_2 = 0$$

clock wave forms:



Q₂, Q₁, Q₀: 000, 001, 010, 011, 100, 101, 110, 111, 000, 001
i.e., 0 1 2 3 4 5 6 7 8 9


→ 3 bits asynchronous counter repeats its states after every $2^3 = 8$ clock pulses.

→ Thus an n-bit asynchronous counter repeats its state after every 2^n clock pulses.


Clock	Q ₂ (MSB)	Q ₁	Q ₀ (LSB)
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1
8	0	0	0
9	0	0	1

∴ This is called mod 8 counter.

Down Counter:



Assume initially $Q_0 = Q_1 = Q_2 = 0$



clock	Q_2 (\bar{Q}_2)	Q_1 (\bar{Q}_1)	Q_0 (\bar{Q}_0)
0	0	0	0
1	1	1	1
2	1	1	0
3	1	0	1
4	1	0	0
5	0	1	1
6	0	1	0
7	0	0	1
8	0	0	0
9	1	1	1

This is known as
Mod-8 down counter.

Q45 In a 6 bit ripple counter, the value of upcounting is 14. Then the value of down counting is —

Sol:

Consider a 3 bit upcounter with upcounting = 7

0, 1 upcount

2

3

4

5

6

7

Now consider 3-bit down counter

0
7
6
5
4
3
2
1
0

7 down count

from this we can say



$$\text{upcount} + \text{down count} = 2^n$$

for n-bit Counter

$$\therefore 14 + \text{down-count} = 16$$

$$\Rightarrow \text{down-count} = 2$$


Note :



Synchronous Counters

Ring Counter:

Consider the 3-bit ring counter as shown below.



Let initially

$$Q_2 Q_1 Q_0 = 100 \quad \text{(we should not take } Q_2 Q_1 Q_0 = 000\text{ as initial condition (think why))}$$

from figure

$$D_2 = Q_0$$

$$D_1 = Q_2$$

$$D_0 = Q_1$$

A mod-n ring counter requires 'n' FFs

Truth table



Clock	D ₂	D ₁	D ₀	Q ₂	Q ₁	Q ₀
0	-	-	-	1	0	0
1	0	1	0	0	1	0
2	0	0	1	0	0	1
3	1	0	0	1	0	0

→ Thus in 3-bit ring counter, the value repeats after 3 clock cycles.

→ Thus in n-bit ring counter the value repeats after n clock pulses

Johnson Counter / Twisted Ring Counter / Möbius Counter

Consider below 3-bit Johnson counter



Assume $Q_2 Q_1 Q_0 = 000$

Clock	Q_2	Q_1	Q_0
0	0	0	0
1	1	0	0
2	1	1	0
3	1	1	1
4	0	1	0
5	0	0	1
6	0	0	0


∴ 3-bit Johnson Counter repeats same value after 6 clock pulses.

→ Thus, an n bit Johnson counter repeats value after 2^n clock pulses.


Summary :

Counter Name	Mod	O/p frequency $f_o = f_i/N$
n-bit asynchronous (up/down)	Mod 2^n i.e. or repeats after 2^n values	$f_o = \frac{f_i}{N} = \frac{f_i}{2^n}$
n-bit ring counter	Mod N	$f_o = \frac{f_i}{N} = \frac{f_i}{n}$
n-bit Johnson Counter	Mod $2n$	$f_o = \frac{f_i}{N} = \frac{f_i}{2n}$

→ If k counters ~~are~~ Mod N_1, N_2, \dots, N_k are cascaded, then the resultant counter is Mod (N_1, N_2, \dots, N_k)



Ques: The frequency of the pulse at 2 shown in the fig is



Sol:

resultant counter is

$$\text{Mod } ((10)(2^4)(25)(8)) = \text{Mod } (32000)$$


Counter.

$$\therefore f_o = \frac{f_i}{N} = \frac{160 \text{ kHz}}{\frac{16000}{32000}} = \frac{160 \times 10^3}{\frac{16000}{32000}} \text{ Hz} = \frac{160 \times 10^3}{500} \text{ Hz} = 320 \text{ Hz}$$

$$= \frac{160}{32} = 5 \text{ Hz}$$

* *
Q47
* * *

Fig shows Mod k counter



the value of 'k' is equal to _____.
(Assume initially $Q_0 = Q_1 = 0$)

- a) 2 b) 3 c) 4 d) 5

Ans: 3 (Sol: At start, both Q0 and Q1 are 0. After 1st clock, Q0 becomes 1 and Q1 becomes 0. After 2nd clock, Q0 becomes 0 and Q1 becomes 1. After 3rd clock, both Q0 and Q1 become 0 again.)

we have 2 FFs

$$\text{WKT } N \leq 2^n$$

$$N \leq 2^2$$

$$N \leq 4$$

~~Let Q0 be initial value of Q0, Q1~~

clock	Q_0	Q_1
0	0	0
1	1	0
2	0	1
3	0	0

∴ Mod 3 Counter.

* * Method II : Standard method to solve this type of Questions

2/1/20

i) Form relations b/w variable

$$\begin{array}{ll} J_0 = \bar{Q}_1 & J_1 = Q_0 \\ K_0 = 1 & K_1 = 1 \end{array}$$

Clock	J_0 K_0	J_1 K_1	Q_0 Q_1
0	- -	- -	0 0
1	1 1	0 1	1 0
2	1 1	1 1	0 1
3	0 1	0 1	0 0

∴ Mod 3 Counter

RP

Method III :

Determine O/p expressions

$$\begin{aligned} Q_0 &= J_0 \bar{Q}_0 + \bar{K}_0 Q_0 \\ &= \bar{Q}_1 \bar{Q}_0 + 0 \end{aligned}$$

$$Q_0 = \bar{Q}_1 \bar{Q}_0$$

$$\begin{aligned} Q_1 &= J_1 \bar{Q}_1 + \bar{K}_1 Q_1 \\ &= Q_0 \bar{Q}_1 + 0 \\ &= Q_0 \bar{Q}_1 \end{aligned}$$

$$\therefore Q_0 = \bar{Q}_1 \bar{Q}_0 \quad Q_1 = Q_0 \bar{Q}_1$$

using these formulas

$$\begin{array}{ll} Q_0 & Q_1 \\ 0 & 0 \\ 1 & 0 \\ 0 & 1 \\ 0 & 0 \end{array}$$

∴ Mod 3 Counter.

* * → Counting sequence of the counter is: 0, 1, 2, 0.

Note that Q_0 is LSB and Q_1 is MSB

Q_1	Q_0
0	0
0	1
1	0
0	0

∴ Counting sequence : 0, 1, 2, 0.


→ For the above counter find the O/P after 334th clock pulse.

since it is mod 3 counter,

$$\begin{aligned} \text{O/P at } 334^{\text{th}} \text{ clock pulse} &= \text{O/P at } 334 \bmod 3 \\ &= \text{O/P at 1st clock pulse} \end{aligned}$$

$$\text{i.e., } Q_0 = 1; Q_1 = 0;$$

(Ques) The modulus of the following counter is



Sq:

$$Q_0 = D_0 = Q_0 \oplus Q_1$$

$$Q_1 = D_1 = Q_0$$

Q_0	Q_1
0	0
1	0
0	1
0	0

∴ Mod 3 Counter.

(Q4) The minimum no of FFs req to construct counter with count sequence (0,0,1,1,2,2,3,3,0,0) is _____

Sol:

Let Q_0 be a dummy bit

we require this additional FF to differentiate

Q_2	Q_1	Q_0
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1
0	0	0
0	0	1

Here, however we take O/P only from Q_2 & Q_1

\therefore Min no of FFs req = 3

(Q5) Find min no of FFs req to construct a counter with count sequence (0,1,0,2,0,3,...) is _____

Sol:

Here '0' is repeated thrice.

So we need to differentiate 3 '0's.

So we need 2 dummy FFs.

and we have 4 unique states (i.e., 0,1,2,3)

\therefore we need 2 FFs.

\therefore 4 FFs

Q_4	Q_3	Q_2	Q_1
0	0	0	0
0	0	0	1
0	1	0	0
0	0	1	0
1	0	0	0
"	0	0	1