



### The Design Methodology:

I followed the preliminary work I did fully. I wrote the logic equations I got from the K maps I did in my preliminary work as VHDL code on XILINX Vivado. Then I created a test bench to see if my code held up it. Then after that I created constraints to assign switches on my BASYS 3 as inputs and leds on my BASYS 3 as out puts. Then after seeing that code worked with my original VHDL code, I programed my BASYS 3. Then tested my input combinations to see if they gave the right outputs. They did give the correct outputs.

### Results:



This is the logic gate design XILINX Vivado gave me. It looks like the logic gate design I guessed in my preliminary work.



This the testing bench behavioral simulation. This matches with my truth table which shows my logic equations are correct and ready to be implemented on a BASYS 3.

### Conclusion:

I this lab I learned how to create logic equations then implement them on logic gate schematics. Then I learned how to write VHDL code for BASYS 3 on XILINX Vivado this is something. I learned how to create a test bench on XILINX Vivado then how to use it to test a code. I learned how create constraints to assign the switches and leds on my BASYS 3 as inputs and outputs. Finally I learned how to implement my design on the BASYS 3. All of this are very important skill to have in this course

because we will be both using both XILINX Vivado and BAYS3 on many of the labs and project we will be doing. Also we will be probably using tools such as this after university as engineers.

### **Appendices:**

#### **Design source:**

library IEEE;

use IEEE.STD\_LOGIC\_1164.ALL;

-- Uncomment the following library declaration if using

-- arithmetic functions with Signed or Unsigned values

--use IEEE.NUMERIC\_STD.ALL;

-- Uncomment the following library declaration if instantiating

-- any Xilinx leaf cells in this code.

--library UNISIM;

--use UNISIM.VComponents.all;

entity lab\_2 is

Port ( A : in STD\_LOGIC;

B : in STD\_LOGIC;

C : in STD\_LOGIC;

S : in STD\_LOGIC;

F1 : out STD\_LOGIC;

F2 : out STD\_LOGIC;

L : out STD\_LOGIC);

end lab\_2;

architecture Behavioral of lab\_2 is

begin

F1 <= S or A;

F2 <= ( S and A ) or B;

L <= C or (not S);

end Behavioral;

**constraints:**

set\_property PACKAGE\_PIN V17 [get\_ports {S}]

set\_property IOSTANDARD LVCMOS33 [get\_ports {S}]

set\_property PACKAGE\_PIN V16 [get\_ports {C}]

set\_property IOSTANDARD LVCMOS33 [get\_ports {C}]

set\_property PACKAGE\_PIN W16 [get\_ports {B}]

set\_property IOSTANDARD LVCMOS33 [get\_ports {B}]

set\_property PACKAGE\_PIN W17 [get\_ports {A}]

set\_property IOSTANDARD LVCMOS33 [get\_ports {A}]

set\_property PACKAGE\_PIN U16 [get\_ports {L}]

set\_property IOSTANDARD LVCMOS33 [get\_ports {L}]

set\_property PACKAGE\_PIN E19 [get\_ports {F2}]

set\_property IOSTANDARD LVCMOS33 [get\_ports {F2}]

set\_property PACKAGE\_PIN U19 [get\_ports {F1}]

set\_property IOSTANDARD LVCMOS33 [get\_ports {F1}]

**simulation sources:**

LIBRARY ieee;

USE ieee.std\_logic\_1164.ALL;

USE ieee.std\_logic\_unsigned.all;

```
USE ieee.numeric_std.ALL;

ENTITY simple_testbench IS

END simple_testbench;

ARCHITECTURE behavior OF simple_testbench IS

-- Component Declaration for the Unit Under Test (UUT)

COMPONENT lab_2

PORT(

    A : IN std_logic;

    B : IN std_logic;

    C : IN std_logic;

    S : IN std_logic;

    F1 : OUT std_logic;

    F2 : OUT std_logic;

    L : OUT std_logic

);

END COMPONENT;

--Inputs

signal A : std_logic ;

signal B : std_logic ;

signal C : std_logic ;

signal S : std_logic ;

--Outputs

signal F1 : std_logic;

signal F2 : std_logic;

signal L : std_logic;

BEGIN
```

-- Instantiate the Unit Under Test (UUT)

uut: lab\_2 PORT MAP (A => A,B => B,C => C,S => S,F1 => F1,F2 => F2,L => L);

-- Stimulus process

stim\_proc: process

begin

A<='0';B<='0';C<='0'; S<='0';

wait for 50ns;

A<='0';B<='0';C<='0'; S<='1';

wait for 50ns;

A<='0';B<='0';C<='1'; S<='0';

wait for 50ns;

A<='0';B<='0';C<='1'; S<='1';

wait for 50ns;

A<='0';B<='1';C<='0'; S<='0';

wait for 50ns;

A<='0';B<='1';C<='0'; S<='1';

wait for 50ns;

A<='0';B<='1';C<='1'; S<='0';

wait for 50ns;

A<='0';B<='1';C<='1'; S<='1';

wait for 50ns;

A<='1';B<='0';C<='0'; S<='0';

wait for 50ns;

A<='1';B<='0';C<='0'; S<='1';

wait for 50ns;

A<='1';B<='0';C<='1'; S<='0';

wait for 50ns;

```
A<='1';B<='0';C<='1'; S<='1';  
  
wait for 50ns;  
  
A<='1';B<='1';C<='0'; S<='0';  
  
wait for 50ns;  
  
A<='1';B<='1';C<='0'; S<='1';  
  
wait for 50ns;  
  
A<='1';B<='1';C<='1'; S<='0';  
  
wait for 50ns;  
  
A<='1';B<='1';C<='1'; S<='0';  
  
wait for 50ns;  
  
end process;  
  
END
```