

System Description

Project: PF517-105

Customer: Özyegin University

1751 Richardson, suite 2525 Montréal (Québec) Canada H3K 1G6

www.opal-rt.com

© 2017All rights reserved Printed in Canada

	Creation - Modification					
	Author		Changes Log Book			
	Name Date		Modification subject			
1	Andy Yen	2017/04/19	Initial Release			
2						
3						
4						
5						



PF517-105 OP4200 System Description

Page 5/24

Contents

Overview	6
SECTION A - SYSTEM SUMMARY	7
OP4200 IO System	7
Simulator General Overview	7
Signal Conditioning Module Configuration	8
System Overview	9
I/O Bitstream Name and Configuration	10
SECTION B - MAPPING I/O BLOCKS TO SIGNAL CONDITIONING	11
OPAL-RT Board Interface Configuration	13
Project & Model Configuration	14
I/O Channels assignment	15
Slot 1 (CH 00-15): Analog Inputs	15
Slot 2 (CH 00-15): Analog Outputs	16
Slot 3 (CH 00-15): Digital Inputs	17
Slot 3 (CH 16-31): Digital Inputs	18
Slot 4 (CH 00-15): Digital Outputs	19
Slot 4 (CH 16-31): Digital Outputs	20
CAN Interface Configuration	21
Project & Model Configuration	23



PF517-105 OP4200 System Description

Page 6/24

OVERVIEW

PROJECT: PF517-105

CUSTOMER: Özyegin University

SYSTEM S/N: PF517105S01

Section A	System summary
Section B	Mapping I/O blocks to signal conditioning

PF517-105 OP4200 System Description

Page 7/24

SECTION A - SYSTEM SUMMARY

OP4200 IO SYSTEM

SIMULATOR GENERAL OVERVIEW

The OP4200 is part of the OPAL-RT line of simulation systems. It contains a SoC (system on chip) integrating an ARM CPU and a Kintex[™]-7 FPGA, signal conditioning for up to 128 I/O lines and 2 high-speed fiber-optic SFP ports. The design provides four slots for signal conditioning cassettes. The design makes it easy to use with standard connectors (DB37, DB9).

The target computer delivered includes the features listed in Table 1.

Quantity Items Description Petalinux (ARMv7-based) version 4.0.0-xilinx Operating System Chassis Type 1 OP4200 1 CPU 666 MHz Total Core # 2 Memory 1024MB DDR3L SDRAM Motherboard SoC (system on chip) integrating an ARM CPU and a Kintex™-7 FPGA IP Addresses 192.168.10.101 (eth 0 – see Figure 1 for identification) DC Input 24 VDC

Table 1: List of features




Figure 1: Computer connectors on OP4200

For more information on the OP4200 simulator, please consult the OP4200 RCP/HIL SYSTEM USER MANUAL which is provided on the delivery CD.

The credentials to log on to the real-time simulator are

Username: **root** Password: **oprt935**\$



PF517-105 OP4200 System Description

Page 8/24

SIGNAL CONDITIONING MODULE CONFIGURATION

The OP4200 is an entry-level simulator that can accept up to 4 signal conditioning cassettes, which provides greater signal conditioning flexibility. (see Figure 2).

There are 4 cassettes slots, labeled 1 to 4, slots in the OP4200. Digital cassettes have two DB37 connectors (one for channels 00-15 and one for channels 16-31), and analog cassettes have one DB37 connector (for channels 00-15).

Similarly to other OPAL-RT products, the I/O location is identified by a cassette number.

Table 2 lists the conditioning modules provided in the delivered system

Table 2: Signal conditioning module location

Slot	Cassette	Module inside
1A	OP4240-1, 16 analog input	OP5340
2A	OP4230-1, 16 analog output	OP5330-3
3A	OP4250-1, 32 digital input	OP5353
4A	OP4260-1, 32 digital output	OP5360-2



PF517-105 OP4200 System Description

Page 9/24

SYSTEM OVERVIEW

The following image is a diagram showing the layout of the delivered system. It is a top view and is meant to show the component placement and interconnection.




Figure 2: Block diagram of the OP4200 simulator



PF517-105 OP4200 System Description

Page 10/24

I/O BITSTREAM NAME AND CONFIGURATION

The bitstream (configuration data) loaded into the FPGA and its IO content are listed in Table 3.

Table 3: bitstream name and IO configuration

I/O Bitstream	IO Configuration		
	 16 Static Digital Inputs and Outputs 		
Bitstream Name:	 16 Pulse-Width Modulated (PWM) 		
MEZX5-AX-0001-3_1_2_360-eHSgen3_with_IOs-21-17.bin	Digital Inputs and Outputs		
	 16 Analog Inputs and Outputs 		

Bitstream configuration can be checked from RT-LAB, via the OP4200_fpgaUtility command. The following lines are displayed:

```
# OP4200_fpgaUtility -b

Opal-RT Board: AXI board detection in progress...
FPGA board ID: ZX
FPGA board minor ID: 5
Bitstream revision ID: 23
Bitstream minor ID: 33
Carrier revision ID: 3

Opal-RT Board: AXI communication initialized
Slot | Side | Category | Card | More Information |
1 | A | AIN | OP5340 | -- |
2 | A | AOUT | OP5330-3 | -- |
3 | A | DIN | OP5353 | -- |
4 | A | DOUT | OP5360-2 | -- |
```

.



PF517-105 OP4200 System Description

Page 11/24

SECTION B – MAPPING I/O BLOCKS TO SIGNAL CONDITIONING

The following section shows the relation between the I/O configuration in the RT-LAB workspace and the signal conditioning modules available, also named cassettes, on the OP4200 simulator.

The illustration below shows the arrangement of the 4 conditioning cassettes assigned specific slots, labeled 1 to 4, in the OP4200.




Figure 3: OP4200 connector panel



PF517-105 OP4200 System Description

Page 12/24

Digital cassettes have two DB37 connectors (one for channels 00-15 and one for channels 16-31), and analog cassettes have one DB37 connector (for channels 00-15). These connectors respect OPAL-RT's standard DB37 pinout, as shown in the table below. Note that Vuser is available on Digital Outputs only.

Ch. 00-15 Ch. 16-31					6-31		1	
DB37	Module pin assignment	DB37	Module pin Assignment	DB37	Module pin Assignment	DB37	Module pin assignment	00+
1	+CH00	20	-CH00	1	+CH16	20	-CH16	01+
2	+CH01	21	-CH01	2	+CH17	21	-CH17	02+
3	+CH02	22	-CH02	3	+CH18	22	-CH18	03+
4	+CH03	23	-CH03	4	+CH19	23	-CH19	04+
5	+CH04	24	-CH04	5	+CH20	24	-CH20	05+
6	+CH05	25	-CH05	6	+CH21	25	-CH21	06+
7	+CH06	26	-CH06	7	+CH22	26	-CH22	07+
8	+CH07	27	-CH07	8	+CH23	27	-CH23	08+
9	+CH08	28	-CH08	9	+CH24	28	-CH24	09+ 09
10	+CH09	29	-CH09	10	+CH25	29	-CH25	10+10
11	+CH10	30	-CH10	11	+CH26	30	-CH26	0 1
12	+CH11	31	-CH11	12	+CH27	31	-CH27	111 10 11 12
13	+CH12	32	-CH12	13	+CH28	32	-CH28	- 12+12 - 13+13
14	+CH13	33	-CH13	14	+CH29	33	-CH29	
15	+CH14	34	-CH14	15	+CH30	34	-CH30	14+
16	+CH15	35	-CH15	16	+CH31	35	-CH31	15+
17		36		17		36		- Vuser Vrtn
18	Vuser 1 A*	37	Vrtn 1 A*	18	Vuser 2 A*	37	Vrtn 2 A*	vuser— viui
19				19				37

Figure 4: General pin assignments

The following I/O configuration mapping is applicable for the hardware test model which is used to validate the hardware functionality and which is provided on the delivery CD.

For details on the generic pin assignments of the OP4200, please consult the OP4200 RCP/HIL SYSTEM USER MANUAL which is provided on the delivery CD. The following is intended to show the specific pin assignment on standard DB37 and DB9 connectors for the system and bitstream delivered.

PF517-105 OP4200 System Description

Page 13/24

OPAL-RT BOARD INTERFACE CONFIGURATION

OPAL-RT Board interface configuration shows the OP4200 hardware configuration associated with the bitstream of the project. It displays the expected conditioning cassettes and their corresponding settings.

By default, all available IO are enabled to be used by the model.




Figure 5: Example of OPAL-RT Board interface configuration vs OP4200 Connectors

PF517-105 OP4200 System Description

Page 14/24

PROJECT & MODEL CONFIGURATION

Once the configuration of the OPAL-RT Board interface is set, the enabled inputs/outputs are shown in the I/O section of the Project configuration.

The I/Os / OPAL-RT Board section of the configuration panel of the RT-LAB project lists the hardware inputs/outputs available to be mapped to the Simulink models inputs/outputs labels.




Figure 6: Example of OPAL-RT Board I/O, mapped to OpInput blocks found in the model




PF517-105 OP4200 System Description

Page 15/24

I/O CHANNELS ASSIGNMENT

The following sections will show the mapped signals of the model delivered with your system.

SLOT 1 (CH 00-15): ANALOG INPUTS



	Connector '	_		
DB37	Module pin assignment	DB37	Module pin Assignment	1
1	+AIN00	20	-AIN00	00+
2	+AIN01	21	-AIN01	- 00+ - 00
3	+AIN02	22	-AIN02	02+
4	+AIN03	23	-AIN03	03+ 0 -03
5	+AIN04	24	-AIN04	04+
6	+AIN05	25	-AIN05	05+
7	+AIN06	26	-AIN06	06+
8	+AIN07	27	-AIN07	07+
9	+AIN08	28	-AIN08	08+
10	+AIN09	29	-AIN09	09+
11	+AIN10	30	-AIN10	- 11+11
12	+AIN11	31	-AIN11	12+ 0 0 -12
13	+AIN12	32	-AIN12	13+
14	+AIN13	33	-AIN13	14+
15	+AIN14	34	-AIN14	15+
16	+AIN15	35	-AIN15	Vuser Vrtn
17		36	DGND	Vusei 37
18		37		19 3/
19				=


□ ■ I/Os	
🖃 🕮 OPAL-RT Board	(128)
	(16)
— □ □ Channels 0 - 7	(8)
[0]	$\Rightarrow OP4200_Generic_Integration/SM_Computation/Analog_In/AnalogIn_Ch00-07/In1/Value[0]$
[1]	$\Rightarrow OP4200_Generic_Integration/SM_Computation/Analog_In/AnalogIn_Ch00-07/In1/Value[1]$
[2]	$\Rightarrow OP4200_Generic_Integration/SM_Computation/Analog_In/AnalogIn_Ch00-07/In1/Value[2]$
[3]	$\Rightarrow OP4200_Generic_Integration/SM_Computation/Analog_In/AnalogIn_Ch00-07/In1/Value[3]$
[4]	$\Rightarrow OP4200_Generic_Integration/SM_Computation/Analog_In/AnalogIn_Ch00-07/In1/Value[4]$
[5]	$\Rightarrow OP4200_Generic_Integration/SM_Computation/Analog_In/AnalogIn_Ch00-07/In1/Value[5]$
[6]	$\Rightarrow OP4200_Generic_Integration/SM_Computation/Analog_In/AnalogIn_Ch00-07/In1/Value[6]$
[7]	$\Rightarrow OP4200_Generic_Integration/SM_Computation/Analog_In/AnalogIn_Ch00-07/In1/Value[7]$
□ □ Channels 8 - 15	(8)
[0]	$\Rightarrow OP4200_Generic_Integration/SM_Computation/Analog_In/AnalogIn_Ch08-15/In1/Value[0]$
[1]	⇒ OP4200_Generic_Integration/SM_Computation/Analog_In/AnalogIn_Ch08-15/In1/Value[1]
[2]	⇒ OP4200_Generic_Integration/SM_Computation/Analog_In/AnalogIn_Ch08-15/In1/Value[2]
[3]	⇒ OP4200_Generic_Integration/SM_Computation/Analog_In/AnalogIn_Ch08-15/In1/Value[3]
[4]	⇒ OP4200_Generic_Integration/SM_Computation/Analog_In/AnalogIn_Ch08-15/In1/Value[4]
[5]	$\Rightarrow OP4200_Generic_Integration/SM_Computation/Analog_In/AnalogIn_Ch08-15/In1/Value[5]$
[6]	$\Rightarrow OP4200_Generic_Integration/SM_Computation/Analog_In/AnalogIn_Ch08-15/In1/Value[6]$
[7]	⇒ OP4200_Generic_Integration/SM_Computation/Analog_In/AnalogIn_Ch08-15/In1/Value[7]




PF517-105 OP4200 System Description

Page 16/24

SLOT 2 (CH 00-15): ANALOG OUTPUTS



	Connector 1	I A Ch. 00	-15	
DB37	Module pin assignment	DB37	Module pin Assignment	1
1	+AOUT00	20	-AOUT00	00+
2	+AOUT01	21	-AOUT01	01+ 01
3	+AOUT02	22	-AOUT02	02+
4	+AOUT03	23	-AOUT03	03+
5	+AOUT04	24	-AOUT04	04+
6	+AOUT05	25	-AOUT05	05+
7	+AOUT06	26	-AOUT06	06+
8	+AOUT07	27	-AOUT07	07+
9	+AOUT08	28	-AOUT08	08+ -08
10	+AOUT09	29	-AOUT09	09+ 09 -09 -10
11	+AOUT10	30	-AOUT10	11+11
12	+AOUT11	31	-AOUT11	12+ 0 0 -12
13	+AOUT12	32	-AOUT12	13+
14	+AOUT13	33	-AOUT13	14+
15	+AOUT14	34	-AOUT14	15+
16	+AOUT15	35	-AOUT15	Vuser
17		36	DGND	Vusei 37
18		37		19 37
19				






PF517-105 OP4200 System Description

Page 17/24

SLOT 3 (CH 00-15): DIGITAL INPUTS



	Connector 1A Ch. 00-15						
DB37	Module pin assignment	DB37	Module pin Assignment	-			
1	+DIN00	20	-DIN00				
2	+DIN01	21	-DIN01	_			
3	+DIN02	22	-DIN02	_			
4	+DIN03	23	-DIN03				
5	+DIN04	24	-DIN04				
6	+DIN05	25	-DIN05				
7	+DIN06	26	-DIN06				
8	+DIN07	27	-DIN07				
9	+DIN08	28	-DIN08				
10	+DIN09	29	-DIN09				
11	+DIN10	30	-DIN10				
12	+DIN11	31	-DIN11				
13	+DIN12	32	-DIN12	_			
14	+DIN13	33	-DIN13	_			
15	+DIN14	34	-DIN14				
16	+DIN15	35	-DIN15	- - V			
17		36	DGND	- v			
18		37					
19				_			


	(48)
·····	(16)
····· E Channels 24 - 31 (Pulse width modulated)	(16)
	(8)
[0]	$\Rightarrow OP4200_Generic_Integration/SM_Computation/Digital_In/DigitalIn_Ch00-07/In1/Value[One-one-one-one-one-one-one-one-one-one-o$
······· [1]	$\Rightarrow OP4200_Generic_Integration/SM_Computation/Digital_In/DigitalIn_Ch00-07/In1/Value[10.00] \\$
[2]	⇒ OP4200_Generic_Integration/SM_Computation/Digital_In/DigitalIn_Ch00-07/In1/Value[2
[3]	⇒ OP4200_Generic_Integration/SM_Computation/Digital_In/DigitalIn_Ch00-07/In1/Value[3
[4]	⇒ OP4200_Generic_Integration/SM_Computation/Digital_In/DigitalIn_Ch00-07/In1/Value[4
[5]	⇒ OP4200_Generic_Integration/SM_Computation/Digital_In/DigitalIn_Ch00-07/In1/Value[
[6]	⇒ OP4200_Generic_Integration/SM_Computation/Digital_In/DigitalIn_Ch00-07/In1/Value[6
[7]	⇒ OP4200_Generic_Integration/SM_Computation/Digital_In/DigitalIn_Ch00-07/In1/Value[7
	(8)
[0]	⇒ OP4200_Generic_Integration/SM_Computation/Digital_In/DigitalIn_Ch08-15/In1/Value[0
······ [1]	⇒ OP4200_Generic_Integration/SM_Computation/Digital_In/DigitalIn_Ch08-15/In1/Value[1
······ [2]	⇒ OP4200_Generic_Integration/SM_Computation/Digital_In/DigitalIn_Ch08-15/In1/Value[2
[3]	⇒ OP4200_Generic_Integration/SM_Computation/Digital_In/DigitalIn_Ch08-15/In1/Value[3
[4]	⇒ OP4200_Generic_Integration/SM_Computation/Digital_In/DigitalIn_Ch08-15/In1/Value[4
[5]	⇒ OP4200_Generic_Integration/SM_Computation/Digital_In/DigitalIn_Ch08-15/In1/Value[
[6]	⇒ OP4200_Generic_Integration/SM_Computation/Digital_In/DigitalIn_Ch08-15/In1/Value[6
[7]	⇒ OP4200_Generic_Integration/SM_Computation/Digital_In/DigitalIn_Ch08-15/In1/Value[7



PF517-105 OP4200 System Description

Page 18/24

SLOT 3 (CH 16-31): DIGITAL INPUTS



Connector 1A Ch. 16-31				<u>-</u>
DB37	Module pin Assignment	DB37	Module pin assignment	1
1	+DIN16	20	-DIN16	00+
2	+DIN17	21	-DIN17	00+ 00 -00
3	+DIN18	22	-DIN18	02+
4	+DIN19	23	-DIN19	03+ -03
5	+DIN20	24	-DIN20	04+
6	+DIN21	25	-DIN21	05+
7	+DIN22	26	-DIN22	06+
8	+DIN23	27	-DIN23	07+
9	+DIN24	28	-DIN24	08+
10	+DIN25	29	-DIN25	09+ 09 -09
11	+DIN26	30	-DIN26	11+11
12	+DIN27	31	-DIN27	12+12
13	+DIN28	32	-DIN28	13+
14	+DIN29	33	-DIN29	14+
15	+DIN30	34	-DIN30	15+
16	+DIN31	35	-DIN31	Vuser Vrtn
17		36		Vasci To 9
18		37		19 37
19				-


· 🖃 🗏 Slot 3 - Digital in	(48)
□ E Channels 16 - 23 (Pulse width modulated)	(16)
— □ E Channel 16	(2)
□ Frequency	⇒ OP4200_Generic_Integration/SM_Computation/PWM_In/PWMIn_Ch00/In1/Value[0]
□ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □	⇒ OP4200_Generic_Integration/SM_Computation/PWM_In/PWMIn_Ch00/In1/Value[1]
	(2)
····· ⊞ E Channel 18	(2)
····· ∃ ⊨ Channel 19	(2)
····· ⊞ ⊨ Channel 20	(2)
····· ⊞ ⊨ Channel 21	(2)
····· ⊞ ⊨ Channel 22	(2)
	(2)
□ Channels 24 - 31 (Pulse width modulated)	(16)
····· ⊞ ⊨ Channel 24	(2)
····· ± ⊨ Channel 25	(2)
····· ⊞ ⊨ Channel 26	(2)
····· ⊞ ⊨ Channel 27	(2)
····· ⊞ ⊨ Channel 28	(2)
	(2)
····· ± ⊨ Channel 30	(2)
	(2)



PF517-105 OP4200 System Description

Page 19/24

SLOT 4 (CH 00-15): DIGITAL OUTPUTS



	Connector '	1A Ch. 00	-15	-
DB37	Module pin assignment	DB37	Module pin Assignment	
1	+DOUT00	20	Vrtn 1	00+
2	+DOUT01	21	Vrtn 1	- 00+ -00 -01
3	+DOUT02	22	Vrtn 1	02+ -02
4	+DOUT03	23	Vrtn 1	03+ 03 -03
5	+DOUT04	24	Vrtn 1	04+
6	+DOUT05	25	Vrtn 1	05+
7	+DOUT06	26	Vrtn 1	06+
8	+DOUT07	27	Vrtn 1	07+
9	+DOUT08	28	Vrtn 1	08+
10	+DOUT09	29	Vrtn 1	- 09+ -09 - 10+ -10
11	+DOUT10	30	Vrtn 1	- 11+ 11
12	+DOUT11	31	Vrtn 1	12+12
13	+DOUT12	32	Vrtn 1	13+
14	+DOUT13	33	Vrtn 1	14+
15	+DOUT14	34	Vrtn 1	15+
16	+DOUT15	35	Vrtn 1	Vuser Vrtn
17		36		1000
18	Vuser 1	37	Vrtn 1	19 37
19				<u>-</u> '



Digital Output channels require a Vuser reference voltage, which is provided through the DB37 connector pin 18 and referenced to Vrtn pin 37.


🗏 🗏 Slot 4 - Digital out	(48)
⊞ E Channels 16 - 23 (Pulse width modulated)	(16)
⊞	(16)
□ □ Channels 0 - 7 (Static)	(8)
[0]	$\Leftarrow OP4200_Generic_Integration/SM_Computation/Digital_Out/DigitalOut_Ch00-07/OpOutput/port1[0]$
[1]	$\Leftarrow OP4200_Generic_Integration/SM_Computation/Digital_Out/DigitalOut_Ch00-07/OpOutput/port1[1]$
[2]	$\Leftarrow OP4200_Generic_Integration/SM_Computation/Digital_Out/DigitalOut_Ch00-07/OpOutput/port1[2]$
[3]	$\Leftarrow OP4200_Generic_Integration/SM_Computation/Digital_Out/DigitalOut_Ch00-07/OpOutput/port1[3]$
[4]	← OP4200_Generic_Integration/SM_Computation/Digital_Out/DigitalOut_Ch00-07/OpOutput/port1[4]
[5]	⇔ OP4200_Generic_Integration/SM_Computation/Digital_Out/DigitalOut_Ch00-07/OpOutput/port1[5]
[6]	$\Leftarrow OP4200_Generic_Integration/SM_Computation/Digital_Out/DigitalOut_Ch00-07/OpOutput/port1[6]$
[7]	$\Leftarrow OP4200_Generic_Integration/SM_Computation/Digital_Out/DigitalOut_Ch00-07/OpOutput/port1[7]$
☐ ☐ Channels 8 - 15 (Static)	(8)
······ [0]	$\Leftarrow OP4200_Generic_Integration/SM_Computation/Digital_Out/DigitalOut_Ch08-15/OpOutput/port1[0]$
······ [1]	$\Leftarrow OP4200_Generic_Integration/SM_Computation/Digital_Out/DigitalOut_Ch08-15/OpOutput/port1[1]$
[2]	⇔ OP4200_Generic_Integration/SM_Computation/Digital_Out/DigitalOut_Ch08-15/OpOutput/port1[2]
[3]	← OP4200_Generic_Integration/SM_Computation/Digital_Out/DigitalOut_Ch08-15/OpOutput/port1[3]
[4]	← OP4200_Generic_Integration/SM_Computation/Digital_Out/DigitalOut_Ch08-15/OpOutput/port1[4]
[5]	← OP4200_Generic_Integration/SM_Computation/Digital_Out/DigitalOut_Ch08-15/OpOutput/port1[5]
[6]	⇔ OP4200_Generic_Integration/SM_Computation/Digital_Out/DigitalOut_Ch08-15/OpOutput/port1[6]
[7]	← OP4200_Generic_Integration/SM_Computation/Digital_Out/DigitalOut_Ch08-15/OpOutput/port1[7]



PF517-105 OP4200 System Description

Page 20/24


SLOT 4 (CH 16-31): DIGITAL OUTPUTS



	Connector 1	_		
DB37	Module pin Assignment	DB37	Module pin assignment	1
1	+DOUT16	20	Vrtn 2	00+
2	+DOUT17	21	Vrtn 2	00+
3	+DOUT18	22	Vrtn 2	02+ 02
4	+DOUT19	23	Vrtn 2	03+ 03 -03
5	+DOUT20	24	Vrtn 2	04+
6	+DOUT21	25	Vrtn 2	05+
7	+DOUT22	26	Vrtn 2	06+
8	+DOUT23	27	Vrtn 2	07+
9	+DOUT24	28	Vrtn 2	08+
10	+DOUT25	29	Vrtn 2	09+
11	+DOUT26	30	Vrtn 2	11+10
12	+DOUT27	31	Vrtn 2	12+12
13	+DOUT28	32	Vrtn 2	13+
14	+DOUT29	33	Vrtn 2	14+
15	+DOUT30	34	Vrtn 2	15+
16	+DOUT31	35	Vrtn 2	Vuser Vrtn
17		36	DGND	Vusci To 9
18	Vuser 2	37	Vrtn 2	19 37
19				=



Digital Output channels require a Vuser reference voltage, which is provided through the DB37 connector pin 18 and referenced to Vrtn pin 37.






PF517-105 OP4200 System Description

Page 21/24

CAN INTERFACE CONFIGURATION

OPAL-RT Board interface configuration shows the CAN hardware configuration associated with the project. It lists the expected channels and their corresponding settings.

In the example model, four channels are enabled to be used by the model.





PF517-105 OP4200 System Description

Page 22/24




Figure 7: Example of OPAL-RT Board interface configuration



PF517-105 OP4200 System Description

Page 23/24

PROJECT & MODEL CONFIGURATION

Once the configuration of the OPAL-RT Board interface is set, the enabled inputs/outputs are shown in the I/O section of the Project configuration.

The I/Os / OPAL-RT Board section of the configuration panel of the RT-LAB project lists the hardware inputs/outputs available to be mapped to the Simulink models inputs/outputs labels.




Figure 8: Example of OPAL-RT Board I/O, mapped to OpInput blocks found in the model

CONTACT

Opal-RT Corporate Headquarters

1751 Richardson, Suite 2525 Montréal, Québec, Canada H3K 1G6

Tel.: 514-935-2323

Toll free: 1-877-935-2323

Technical Services

www.opal-rt.com/support

Note:

While every effort has been made to ensure accuracy in this publication, no responsibility can be accepted for errors or omissions. Data may change, as well as legislation, and you are strongly advised to obtain copies of the most recently issued regulations, standards, and guidelines.

This publication is not intended to form the basis of a contract.

