						Date Verif		
Version	Date	Author	Notes	Ind	Verif			
0.1	23 June 2014	amarcos	1	D01	amarcos	TBD		
0.2	01 July 2014	amarcos	2	D02	amarcos	01 July 2014		
0.3	02 July 2014	amarcos	3	D03	amarcos	02 July 2014		

- Schematics Creation
- 2. Power source switched from SYS_5V to VDD_5V to allow USB power sourcing from BeagleBone GPIO_2 replaced by PRB_CAT signal allowing probe category selection
- 3. 2x I2C HUB components added to drive each Probe I2C independently GPIO expanders TCA6416A (2x16b) replaced by PCA9698 (1x40b)

POWERCAPE Project RevA

Page Number	Page Title			
1	Front Page			
2	CAPE - Processor Connection			
3	CAPE - Probes Connection			

44 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	В	BAYLIBRE SAS							
INGENIOS	F	OWER	CAPE	Project					
	Size A3	CAGE Code RFQ20140526-01A		DWG NO Front Page				Rev A	
Monday, July 14, 2014	Scale	!			Sheet	1	of	3	



