

PAGE : TITLE

PAGE 1: COVER PAGE  
PAGE 2: SYSTEM POWER TREE  
PAGE 3: I2C ADDRESS MAP  
PAGE 4: TK1: CH0 MEMORY I/F  
PAGE 5: TK1: CH1 MEMORY I/F  
PAGE 6: DDR3 X16 PAGE 1  
PAGE 7: DDR3 X16 PAGE 2  
PAGE 8: TK1: SDMMC/ULPI/JTAG/KB  
PAGE 9: TK1: CSI/DSI/HDMI/USB  
PAGE 10: TK1: UART/GMI/DAP/SPI  
PAGE 11: TK1: POWER  
PAGE 12: TK1: GND  
PAGE 13: HDMI TYPE A CONN  
PAGE 14: TK1: SATA, PEX, USB 3.0  
PAGE 15: MINI HALF PCIE  
PAGE 16: PEX OPTIONS AND SATA  
PAGE 17: USB PORTS  
PAGE 18: TEMP SENSOR, SERIAL, ID  
PAGE 19: PEX GIGE LAN/PHY  
PAGE 20: AUDIO CODEC  
PAGE 21: AUDIO CONNECTORS  
PAGE 22: JTAG CONN: I2C TRANSLATER  
PAGE 23: EMMC, SPI, ROM  
PAGE 24: SWITCHES & STRAPS  
PAGE 25: SD CONN & FRONT PANEL HDR  
PAGE 26: EXP: TOUCH/DISP & GENERAL  
PAGE 27: DC IN  
PAGE 28: +3.3V VR  
PAGE 29: +5V VR  
PAGE 30: LOAD SWITCHES  
PAGE 31: PMIC: LOGIC AND GPIOs  
PAGE 32: PMIC: CNTL, INT SW, LDOS  
PAGE 33: PMIC: DCDC  
PAGE 34: PMIC: TK1 GPU AND CORE  
PAGE 35: VDD CPU VR  
PAGE 36: REVISION HISTORY  
PAGE 37: BASENET REPORT  
PAGE 38: BASENET REPORT  
PAGE 39: BASENET REPORT  
PAGE 40: BASENET REPORT  
PAGE 41: BASENET REPORT  
PAGE 42: BASENET REPORT  
PAGE 43: CREF PART REPORT  
PAGE 44: CREF PART REPORT  
PAGE 45: CREF PART REPORT  
PAGE 46: CREF PART REPORT  
PAGE 47: CREF PART REPORT  
PAGE 48: CREF PART REPORT  
PAGE 49: CREF PART REPORT

TK1 Compact Development Module  
602-7R375-0000-D00  
SCH REV 4.02  
5/7/2014  
FAB REV D  
BOM REV E

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050

NVIDIA  
CONFIDENTIAL



ALL NVIDIA DESIGN SPECIFICATION, REFERENCE  
BOARDS, FILTERS, DRAWINGS, DIAGNOSTICS, LISTS  
AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY,  
MATERIALS) ARE BEING PROVIDED AS IS. NVIDIA  
MAKES NO WARRANTIES, EXPRESSED OR IMPLIED,  
STATUTORY OR OTHERWISE WITH RESPECT TO THE  
MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED  
WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY  
AND FITNESS FOR A PARTICULAR PURPOSE.

TITLE COVER PAGE

TK1 Compact Development Module


DATE

Mon Apr 07 09:02:33 2014

DOC NUMBER

602-7R375-0000-D00

PAGE 1 OF 49



NV ID A  
CONFIDENTIAL

TITLE  
SYSTEM POWER TREE


DATE  
Wed May 07 10:36:25 2014

DOC NUMBER  
602-7R375-0000-D00

REV  
4.02


PAGE  
2


POWER SEQUENCING





I2C ADDRESS MAP


BUS	DEVI CE	ADDRESS
GEN1_I2C - 1.8V	AUDIO CODEC	7' H1C, 8' H38
	TEMPERATURE SENSOR	7' H4C, 8' H98
	BOARD ID	7' H56, 8' HAC
	EXPANSION	UNKNOWN
GEN1_I2C - 3.3V	HALF MINI PCIE	UNKNOWN
GEN2_I2C - 3.3V	EXPANSION	UNKNOWN
PWR_I2C - 1.8V	PMI C AS3722	7' H40, 8' H80
	EXPANSION	UNKNOWN
CAM_I2C - 3.3V	EXPANSION	UNKNOWN



















SEC 3 OF 8


STRAPS

SET E\_OD PAD = 1 WHEN PU VALUE DIFFERS FROM VDD SOURCE FOR GEN2 I2C

TITLE			
TK1: UART/GMI /DAP/SPI			
DOC NUMBER	REV	PAGE	
602-7R375-0000-D00	4.02	10	

NVIDIA  
CONFIDENTIAL

Mon Apr 07 08:50:54 2014



D

C

B






A

D

C


B


A




U3C1  
BGA


SEC 1  
8 OF 8



















Wed Mar 26 14:40:04 2014


TITLE		USB PORTS	
NVI DIA CONFIDENTIAL		DOC NUMBER	REV
		602-7R375-0000-D00	4.02
		PAGE	17











TITLE		
AUDIO CONNECTORS		
DOC NUMBER	REV	PAGE
602-7R375-0000-D00	4.02	21

NVIDIA  
CONFIDENTIAL


Wed Mar 26 14:40:07 2014






FORCE\_RECOVERY  
BUTTON




SW5E2  
THICK\_UNI\_V  
BUTTON\_6P  
J LEAD



I 83



+1.8V\_VDDI0



AP\_FORCE\_RECOVERY\_L



GPIO\_PI1

FORCE\_RECOVERY\_L



26A3<>

GPIO\_PK7

UART4\_RTS\_L



22D7>

18C7<

GPIO\_PJ7

UART4\_TXD



22D7>

18C7<

GPIO\_PIO

GPIO\_PIO



NOR\_BOOT:

1 = IROM --> UART

0 = NOR

ARM\_JTAG[1:0]

2' B00 = SERIAL JTAG CHAIN CPU AND COP


2' B01 = CPU

2' B10 = COP


2' B11 = SERIAL\_ALT

+2.5V\_AON\_RTC


SW5E1  
THICK\_UNI\_V  
BUTTON\_6P  
J LEAD



I 105



R4E5 100K



PMU\_RESET\_IN\_L



25C5>


26A3<>

31B2<


RESET  
BUTTON

POWER  
BUTTON




SW4E1  
THICK\_UNI\_V  
BUTTON\_6P  
J LEAD



I 107




+2.5V\_AON\_RTC



KB\_COLO\_AP



KB\_COLO\_GATE



CR4E1  
A0Z8231A  
S0D882\_R  
I 250

C4E7 1000PF

C4E8 1000PF

C4E9 1000PF

C4E10 1000PF

C4E11 1000PF

C4E12 1000PF

C4E13 1000PF

C4E14 1000PF

C4E15 1000PF

C4E16 1000PF

C4E17 1000PF

C4E18 1000PF

C4E19 1000PF

C4E20 1000PF

C4E21 1000PF

C4E22 1000PF

C4E23 1000PF

C4E24 1000PF

C4E25 1000PF

C4E26 1000PF

C4E27 1000PF

C4E28 1000PF

CR4E2  
A0Z8231A  
S0D882\_R  
I 250

C4E29 1000PF

C4E30 1000PF

C4E31 1000PF

C4E32 1000PF

C4E33 1000PF

C4E34 1000PF

C4E35 1000PF

C4E36 1000PF

C4E37 1000PF

C4E38 1000PF

C4E39 1000PF

C4E40 1000PF

C4E41 1000PF

C4E42 1000PF

C4E43 1000PF

C4E44 1000PF

C4E45 1000PF

C4E46 1000PF

C4E47 1000PF

C4E48 1000PF

C4E49 1000PF

C4E50 1000PF

CR4E3  
A0Z8231A  
S0D882\_R  
I 250

C4E51 1000PF

C4E52 1000PF

C4E53 1000PF

C4E54 1000PF

C4E55 1000PF

C4E56 1000PF

C4E57 1000PF

C4E58 1000PF

C4E59 1000PF

C4E60 1000PF

C4E61 1000PF

C4E62 1000PF

C4E63 1000PF

C4E64 1000PF

C4E65 1000PF

C4E66 1000PF

C4E67 1000PF

C4E68 1000PF

C4E69 1000PF

C4E70 1000PF

C4E71 1000PF

C4E72 1000PF

CR4E4  
A0Z8231A  
S0D882\_R  
I 250

C4E73 1000PF

C4E74 1000PF

C4E75 1000PF

C4E76 1000PF

C4E77 1000PF

C4E78 1000PF

C4E79 1000PF

C4E80 1000PF

C4E81 1000PF

C4E82 1000PF

C4E83 1000PF

C4E84 1000PF

C4E85 1000PF

C4E86 1000PF

C4E87 1000PF

C4E88 1000PF

C4E89 1000PF

C4E90 1000PF

C4E91 1000PF

C4E92 1000PF

C4E93 1000PF

C4E94 1000PF

CR4E5  
A0Z8231A  
S0D882\_R  
I 250

C4E95 1000PF

C4E96 1000PF

C4E97 1000PF

C4E98 1000PF

C4E99 1000PF

C4E100 1000PF

C4E101 1000PF

C4E102 1000PF

C4E103 1000PF

C4E104 1000PF

C4E105 1000PF

C4E106 1000PF

C4E107 1000PF

C4E108 1000PF

C4E109 1000PF

C4E110 1000PF

C4E111 1000PF

C4E112 1000PF

C4E113 1000PF

C4E114 1000PF

C4E115 1000PF

C4E116 1000PF

CR4E6  
A0Z8231A  
S0D882\_R  
I 250

C4E117 1000PF

C4E118 1000PF

C4E119 1000PF

C4E120 1000PF

C4E121 1000PF

C4E122 1000PF

C4E123 1000PF

C4E124 1000PF

C4E125 1000PF

C4E126 1000PF

C4E127 1000PF

C4E128 1000PF

C4E129 1000PF

C4E130 1000PF

C4E131 1000PF

C4E132 1000PF

C4E133 1000PF

C4E134 1000PF

C4E135 1000PF

C4E136 1000PF

C4E137 1000PF

C4E138 1000PF

CR4E7  
A0Z8231A  
S0D882\_R  
I 250

C4E139 1000PF

C4E140 1000PF

C4E141 1000PF

C4E142 1000PF

C4E143 1000PF

C4E144 1000PF

C4E145 1000PF

C4E146 1000PF

C4E147 1000PF

C4E148 1000PF

C4E149 1000PF

C4E150 1000PF

C4E151 1000PF

C4E152 1000PF

C4E153 1000PF

C4E154 1000PF

C4E155 1000PF

C4E156 1000PF

C4E157 1000PF

C4E158 1000PF

C4E159 1000PF

C4E160 1000PF

CR4E8  
A0Z8231A  
S0D882\_R  
I 250

C4E161 1000PF

C4E162 1000PF

C4E163 1000PF

C4E164 1000PF

C4E165 1000PF

C4E166 1000PF

C4E167 1000PF

C4E168 1000PF

C4E169 1000PF

C4E170 1000PF

C4E171 1000PF

C4E172 1000PF

C4E173 1000PF

C4E174 1000PF

C4E175 1000PF

C4E176 1000PF

C4E177 1000PF

C4E178 1000PF

C4E179 1000PF

C4E180 1000PF

C4E181 1000PF

C4E182 1000PF

CR4E9  
A0Z8231A  
S0D882\_R  
I 250

C4E183 1000PF

C4E184 1000PF

C4E185 1000PF

C4E186 1000PF

C4E187 1000PF

C4E188 1000PF

C4E189 1000PF

C4E190 1000PF

C4E191 1000PF

C4E192 1000PF

C4E193 1000PF

C4E194 1000PF


C4E195 1000PF

C4E196 1000PF

C4E197 1000PF

C4E198 1000PF







Wed May 07 10:30:26 2014

NVIDIA  
CONFIDENTIAL


TITLE			
SD CONN & FRONT PANEL HDR			
DOC NUMBER	REV	PAGE	
602-7R375-0000-D00	4.02	25	





Wed Mar 26 14:40:10 2014

NV D I A  
C O N F I D E N T I A L



CAD NOTE:  
PLACE DCDC INPUT AND OUTPUT CAPS  
SO THAT THEIR GNDS HAVE A COMMON SHAPE  
WITH THE LS FET GND

6TPE330MAP  
I<sub>RMS</sub> = 2.4A  
ESR = 25MOHM

LAYOUT NOTE:  
PLACE DCDC INPUT AND OUTPUT CAPS  
SO THAT THEIR GNDS HAVE A COMMON SHAPE  
WITH THE LS FET GND

$$RGV[KOHM] = 200 \times I_{OUT(MAX)} \times I_{OUTMAX} \times V_{OUT} / I_{OCL(PEAK \times VDROOPMV)}$$


TITLE			
+3.3V VR			
DOC NUMBER	REV	PAGE	
602-7R375-0000-D00	4.02	28	

NV I D I A  
CONF I D E N T I A L

Wed Mar 26 14:40:11 2014







PMU\_REGEN3 AND PMU\_REGEN1 MUST BE AT 1.8V LEVELS FOR SEQUENCE/DI SCHARGING

I2C ADDR: 7' H40

BCTT-09  
U6D1  
BGA

AS3722  
SEC 1 OF 3

LAYOUT NOTE:  
GNDSENSE NEEDS TO HAVE  
A QUIET CONNECTION TO GND


TITLE			
PMIC: LOGIC AND GPIOs			
DOC NUMBER	REV	PAGE	
602-7R375-0000-D00	4.02	31	


NVIDIA  
CONFIDENTIAL

Wed Mar 26 14:40:12 2014










TITLE		
PMIC: TK1 GPU AND CORE		
DATE		
Mon Apr 07 08:53:07 2014		
DOC NUMBER	REV	PAGE
602-7R375-0000-D00	4.02	34



LAYOUT NOTE:  
PLACE DCDC INPUT AND OUTPUT CAPS  
SO THAT THEIR GNDS HAVE A COMMON SHAPE  
WITH THE AS3728 GND PINS

CAN EMPTY TWO PHASES FOR COST SAVINGS



NV I D I A  
CONF I D E N T I A L

TITLE VDD_CPU VR		
DATE Wed Mar 26 14: 40: 14 2014		
DOC NUMBER 602-7R375-0000-D00	REV 4. 02	PAGE 35

REVISION HISTORY

REVISION 1.00

BOM REVISION D

- RELEASED FAB A

REVISION 1.01

BOM REVISION E

- RELEASED FAB A
- UPDATE I2C MAP (P3)
- STUFF USB\_VBUS\_EN(0;1) PULLUPS (P17)
- STUFF USB0\_VBUS RESISTOR TO 3.3V (P9)
- UPDATE EOL HDMI CONN (P13)
- CHANGE R5C10 TO 5 MOHM FOR COST SAVINGS (P27)
- CHANGE R3E5 -> 100K OHM; SATA POWER DIVIDER (P16)
- CHANGE DFF CLEAR (P31)
- CHANGE PMIC TO OTP TYPE 9 (P31-33)
- EMPTY C4B2 EXCESS BYPASS FOR 3.3V SD CARD (P30)
- CHANGE SLEW RATE CAP C9D1 TO 3.3NF (P30)
- EMPTY 3.3V RESISTORS ON GEN2\_I2C STUFF 1.8V (P10)
- EMPTY R2D6 & R2D8, ADD R2D7 FOR LAN ISOLATEB (P19)
- BYPASS & EMPTY LOAD SWITCH U2C1 (P30)

REVISION 2.00

BOM REVISION B

- CHANGE RC ON DFF W/ CLOCK OPTIONS (P28,31)
- WIRE GPIO\_PK2 TO EXPANSION HDR (P10, P26)
- WIRE +5V\_SYS TO R2A5 (P25)
- RESIZE 0\_OHM BYPASS RESISTORS TO 0402 (P30)
- CHANGE GEN2\_I2C PULLUPS TO +3.3V\_LPO (P10)
- RESIZE FAN RESISTORS (P27)
- REWIRE ISOLATEB ON LAN (P19)
- DIRECT WIRE VDD\_GPIO\_LV TO +1.8V\_VDDIO (P31)
- REPLACE POWER FETS ON 3.3V SWITCHER (P28)
- REPLACE SD\_CARD\_SWITCH (P30)
- EMPTY USB\_ESD\_PROTECTION (P17)
- EMPTY SD\_ESD\_PROTECTION (P25)
- ADD BLEED RESISTORS ON DC INPUT (P27)
- SIMPLIFY FEEDBACK, DROP BLEED RESISTORS (P11)
- TUNE +5V\_SYS & +3V3\_SYS FOR 3.3UH INDUCTORS (P27-29)
- ADD DEBUG CONNECTOR (P22)
- ADD TEMP SENSOR BUFFERING OPTIONS (P18)
- RELEASED FAB B

REVISION 3.00

BOM REVISION A

- MODIFY EXPANSION HEADER (P11,P26)
- STUFF FRONT PANEL HEADER (P25)
- CHANGE AUDIO HEADER TO LIME/PINK (P21)
- RELEASED FAB C

REVISION 4.00


- REWIRE ONKEY TO KB\_COLO\_FET (P24)
- REMOVE LED\_DIODE (P25)
- UART4\_INPUTS STUFFING OPTIONS (P24)
- ADD EMI\_CAP (P21)
- ADD EMI\_CAP ON VDD\_MUX (P29)
- REPLACE EOL\_SNUBBERS (P24)
- ADD PMU\_REGEN3\_OPTION FOR LAN (P21)
- RELEASED FAB D

REVISION 4.01

- COSMETIC COMMENT CLEANUP (MULTIPLE PAGES)
- REPLACE Q4E2 (P24)
- RELEASE BOM B FAB D

REVISION 4.02

- ADJUST SEQUENCE ON\_SD5 (P2)
- ADD FRONT\_PANEL\_NOTE - YELLOW\_STDBY\_LED (P25)
- REPLACE Q9A1, Q9A2 - AVAILABILITY (P9)
- REPLACE J1A1 - AVAILABILITY (P25)
- RELEASE BOM E FAB D

TITLE			
REVISION HISTORY			
DOC NUMBER		REV	PAGE
602-7R375-0000-D00		4.02	36

NVIDIA  
CONFIDENTIAL




8		7		6		5		4		3		2		1	
D		AUDI_O_LDO_EN	21B5 21C4	CSI_E_CLK_P	9C8> 26B4<	DDR_DQS5N	5A7<> 7C4<								
		AUD_DC_VDD	8C3> 20B7<	CSI_E_DO_N	9C8< 26B4>	DDR_DQS5P	5A7<> 7C4<								
		BATT_TS	20A4	CSI_E_DO_P	9C8< 26B7>	DDR_DQS6N	5B7<> 7C8<								
		BCLK2	33D7	DACDAT2	20C6	DDR_DQS6P	5B7<> 7C8<								
		BD_I_D_STRAPO	20B6	DAP2_DI_N	10B7< 20C8>	DDR_DQS7N	5A7<> 7C4<								
		BD_I_D_STRAP1	8D3< 24A3>	DAP2_DI_N_R	20C7	DDR_DQS7P	5A7<> 7C4<								
		BD_I_D_STRAP2	8C3< 24A3>	DAP2_DOUT	10B7> 20C8<	DDR_RAS_L	4B3> 6C4< 6C8< 7C4< 7C8<								
		BD_I_D_STRAP3	10A3< 24A3>	DAP2_FS	10A7> 20C8<>	DDR_RESET_L	4B3> 6B4< 6B8< 7B4< 7B8<								
		BOARD_I_D_AO	10A3< 24A3>	DAP2_SCLK	10A8> 20C8<>	DDR_WE_L	4B3> 6C4< 6C8< 7C4< 7C8<								
		BOARD_I_D_A1	18D5	DAP2_SCLK_R	10A6	DDR_ZQ0_U27U1	6B7								
C		BOARD_I_D_A1	18D5	DAP_MCLK1	10B8> 20B7<	DDR_ZQ0_U27U2	6B3								
		BOARD_I_D_A2	18D5	DAP_MCLK1_R	10B6	DDR_ZQ0_U28U1	7B7								
		BOARD_I_D_WP	18D5	DDRO_CKE0	4B4> 6C4< 6C8<	DDR_ZQ0_U28U2	7B3								
		BR_UART1_RXD	8C3< 22C7<> 26B7>	DDRO_CKE1	4B4> 6C4< 6C8<	DDR_ZQ1_U27U1	6B7								
		BR_UART1_TXD	8C3> 22C7<> 26B4<	DDRO_CLKN	4D1> 6C4< 6C8<	DDR_ZQ1_U27U2	6B3								
		C1N	18C4	DDRO_CLKP	4D1> 6C4< 6C8<	DDR_ZQ1_U28U1	7B7								
		C1P	18C4	DDRO_CLK_TERM	4C3	DDR_ZQ1_U28U2	7B3								
		C2N	18C4	DDRO_CS0_L	4B4> 6B4< 6B8<	DEBUGGER_RESET_L	22C7								
		C2P	18C4	DDRO_CS1_L	4B4> 6B4< 6B8<	DP_AUX_N	9B3<> 26D6<>								
		CAM1_AF_PWDN	9A7> 26A7<	DDRO_ODT0	4A4> 6B4< 6B8<	DP_AUX_P	9B3<> 26D6<>								
B		CAM1_GPI_O	9B7<> 26A7<>	DDRO_ODT1	4A4> 6B4< 6B8<	DSI_CSI_RDN	9B7								
		CAM1_MCLK	9A7> 26A7<	DDR1_CKE0	4A4> 7C4< 7C8<	DSI_CSI_RUP	9B7								
		CAM1_PWDN	9A7> 26A7<	DDR1_CKE1	4A4> 7C4< 7C8<	DSR	18C2								
		CAM2_GPI_O	9B7<> 26B3<>	DDR1_CLKN	4C1> 7C4< 7C8<	DTR	18B2								
		CAM2_MCLK	9B7> 26B4<	DDR1_CLKP	4C1> 7C4< 7C8<	DVFS_CLK	10A3> 33C7<								
		CAM2_PWDN	9A7> 26B7<	DDR1_CLK_TERM	4C2	DVFS_CLK_ASM	33C6								
		CAM_FLASH	9A7> 26A7<	DDR1_CS0_L	4B4> 7B4< 7B8<	DVFS_PWM	10A3<> 33C7<								
		CAM_I2C_SCL	9A8> 26B4<	DDR1_CS1_L	4B4> 7B4< 7B8<	DVFS_PWM_ASM	33C6								
		CAM_I2C_SDA	9A8<> 26B7<>	DDR1_ODT0	4A4> 7B4< 7B8<	EDP_HPD	9B2< 26C6>								
		CAM_RST_L	9B7> 26B4<	DDR1_ODT1	4A4> 7B4< 7B8<	EN_AVDD_HDMI	9D2								
A		CAP_SLG_5V_SAT	16B3	DDR_A0<5..3>	4C3> 6D4< 6D8<	EN_AVDD_HDMI_PLL	9C3								
		CHGPUMP_N1	20B4	DDR_A1<5..3>	4C3> 7D4< 7D8<	EN_AVDD_LCD	26D6< 31C2>								
		CHGPUMP_N2	20B4	DDR_A<15..0>	4C3> 6B4< 6B8< 6D4< 6D8< 7B4< 7B8<	EN_RUN_VREG	30C7								
		CHGPUMP_P1	20B4		7D4< 7D8<	EN_VDD_12V_DRAIN	16A2								
		CHGPUMP_P2	20B4	DDR_BA<2..0>	4B3> 6C4< 6C8< 7C4< 7C8<	EN_VDD_12V_GATE	16A3								
		CLK3_OUT	10C7> 26A4<	DDR_CAS_L	4B3> 6C4< 6C8< 7C4< 7C8<	EN_VDD_BL	8C7> 26D3<								
		CLK3_OUT_R	10C6	DDR_COMP_PD	5A6	EN_VDD_HDMI	9C1< 9D1< 10A7<> 13A8<								
		CLK_32KHZ_PMU	8B3< 31B1>	DDR_COMP_PU	5A6	EN_VDD_SD	8C3> 30B4<								
		CLK_32KHZ_PMU_R	31B3	DDR_DMO	4B7> 6C8<	FAN_EN_DR	27C3								
		CODEC_IRQ_L	10C3< 20B7>	DDR_DM1	4A7> 6C4<	FAN_EN_GATE	27C3								
		CORE_PWR_REQ	8B2> 33C7<	DDR_DM2	4B7> 6C8<	FAN_EN_L	27D3								
		CPU_OC_INT	8B3< 31B7>	DDR_DM3	4A7> 6C4<	FAN_PWM	8C3> 27C4<								
		CPU_PWR_REQ	8B2> 33C7<	DDR_DM4	5A7> 7C8<	FB_1PV5	15B5								
		CPVDD	20B4	DDR_DM5	5A7> 7C4<	FORCE_RECOVERY_L	22C7< 24D5<> 26A3<>								
		CPVEE	20B4	DDR_DM6	5A7> 7C8<	FP_9	25D5								
		CPVPP	20B4	DDR_DM7	5A7> 7C4<	GEN1_I2C_SCL	10B8> 18A6< 18D3< 20B7< 22C4< 26A7<								
		CSI_A_CLK_N	9D8> 26B7<	DDR_DQ<63..0>	4D8<> 5C7<> 6D1<> 6D4<> 7D1<> 7D5<>		26D3<								
		CSI_A_CLK_P	9C8> 26B7<	DDR_DQSON	4B7<> 6C8<	GEN1_I2C_SCL_3.3V	15C3< 22C1>								
		CSI_A_DO_N	9D8< 26B7>	DDR_DQSOP	4B7<> 6C8<	GEN1_I2C_SDA	10B8<> 18A6<> 18D3<> 20B7<> 22C4<>								
		CSI_A_DO_P	9D8< 26B7>	DDR_DQS1N	4A7<> 6C4<		26A3<> 26D3<>								
CSI_A_D1_N	9D8< 26B7>	DDR_DQS1P	4A7<> 6C4<	GEN1_I2C_SDA_3.3V	15C3<> 22C1<>										
CSI_A_D1_P	9D8< 26B7>	DDR_DQS2N	4B7<> 6C8<	GEN2_I2C_SCL_3.3V	10B1> 26D6<										
CSI_B_DO_N	9C8< 26A7>	DDR_DQS2P	4B7<> 6C8<	GEN2_I2C_SDA_3.3V	10B1<> 26D6<>										
CSI_B_DO_P	9C8< 26B7>	DDR_DQS3N	4B7<> 6C4<	GND	4C2 4C3 4C4 4C5 4B4 5B4 5C4 5C4 5D4 6A2										
CSI_B_D1_N	9C8< 26B7>	DDR_DQS3P	4B7<> 6C4<		6A3 6A6 6A7 6A7 6A7 6A8 6A8 6B4 6B4										
CSI_B_D1_P	9C8< 26B7>	DDR_DQS4N	5A7<> 7C8<		6B5 6B8 6B8 7A2 7A3 7A6 7A7 7A7										
CSI_E_CLK_N	9C8> 26B4<	DDR_DQS4P	5A7<> 7C8<		7A8 7A8 7A8 7A8 7A8 7B8 7B8 8A3 8A3										
<div><div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div>&lt;</div></div></div></div>															

[illegible]

8		7		6		5		4		3		2		1			
D	ONKEY_PMU_L	31B5			SATA_RX_P	16C2				SNN_DSI_B_DO_N	9B7						
	PCA9306_VREF21	22C2			SATA_TERM_P	14C6				SNN_DSI_B_DO_P	9B7						
	PEXO_WAKE_R_L	19B6			SATA_TESTCLKN	14C7				SNN_DSI_B_D1_N	9B7						
	PEX_CLK1_N	14B3> 15D7<			SATA_TESTCLKP	14C7				SNN_DSI_B_D1_P	9B7						
	PEX_CLK1_P	14B3> 15D7<			SATA_TX_N	16D2				SNN_DSI_B_D2_N	9B7						
	PEX_CLK2_N	14A3> 19C7<			SATA_TX_P	16D2				SNN_DSI_B_D2_P	9B7						
	PEX_CLK2_P	14B3> 19C7<			SDMMC1_COMP_PD	8B6				SNN_DSI_B_D3_N	9B7						
	PEX_GI GE_PRSNT_L	8D7			SDMMC1_COMP_PU	8B6				SNN_DSI_B_D3_P	9B7						
	PEX_LO_CLKREQ_L	14A2< 15D7>			SDMMC2_COMP_PD	10B4				SNN_EN_BAT_SMB	10A6						
	PEX_LO_RST_L	14A3> 15C3<			SDMMC2_COMP_PU	10B4				SNN_FAN_TACH	27C2						
C	PEX_L1_CLKREQ_L	14A2< 19C7>			SDMMC3_CD_L	8A8< 25A7>				SNN_GPIO_PFF2	14A4						
	PEX_L1_RST_L	14A3> 19C7<			SDMMC3_CLK	8B8> 25B7<				SNN_GPIO_PH3	10C4						
	PEX_MI NI_PRSNT_L	8D7			SDMMC3_CLK_LB_I N	8A7				SNN_GPIO_PI 4	10B4						
	PEX_RX2_C_N	16A4< 19C7>			SDMMC3_CLK_LB_OUT	8A7				SNN_GPIO_PI 5	10B4						
	PEX_RX2_C_P	16A4< 19C7>			SDMMC3_CMD	8B8> 25B7<>				SNN_GPIO_PI 7	10B4						
	PEX_RX2_N	14B3< 16A8>			SDMMC3_COMP_PD	8A6				SNN_GPS_I RO_L	10A4						
	PEX_RX2_P	14B3< 16A8>			SDMMC3_COMP_PU	8A6				SNN_GPU_PWR_REQ	8C4						
	PEX_RX4_N	14B3< 15C7>			SDMMC3_DAT<3. . 0>	8B8<> 25B7<>				SNN_HDMI_PROBE	9C5						
	PEX_RX4_P	14B3< 15C7>			SDMMC3_WP_L	8D3< 25A7>				SNN_HSI C2_DATA	9A7						
	PEX_RX20_N	16A7			SDMMC4_CLK	8A7> 23D7<				SNN_HSI C2_STROBE	9A7						
B	PEX_RX20_P	16A7			SDMMC4_CMD	8A7> 23D7<>				SNN_I N3N	20B4						
	PEX_TERM_P	14A3			SDMMC4_COMP_PD	8A6				SNN_I N3P	20B4						
	PEX_TX2_C_N	14B3> 16B8<			SDMMC4_COMP_PU	8A6				SNN_JACK_RI NG	27D6						
	PEX_TX2_C_P	14B3> 16B8<			SDMMC4_DAT<7. . 0>	8A8<> 23C7<>				SNN_KB_COL1	8D4						
	PEX_TX2_N	16B4> 19C7<			SKI N_TEMP	31A1> 31C2<				SNN_KB_COL2	8D4						
	PEX_TX2_P	16B4> 19C7<			SNN_1P5V_POK	15B4				SNN_KB_COL6	8D4						
	PEX_TX4_N	14B3> 15C7<			SNN_ADCDAT2	20C6				SNN_KB_COL7	8D4						
	PEX_TX4_P	14B3> 15C7<			SNN_AS3720_SDO	31C5				SNN_KB_ROW8	8C4						
	PEX_TX20_C_N	16B7			SNN_AS3722_CTRL7_SDO	33C4				SNN_KB_ROW11	8C4						
	PEX_TX20_C_P	16B7			SNN_AS3722_CTRL8_SDO	33C4				SNN_KB_ROW12	8C4						
A	PEX_WAKE_L	14A3< 15D7> 19B7>			SNN_AS3722_TEMP4_SDO	33C4				SNN_LOUTL	20B6						
	PE_TX4_C_N	15C6			SNN_CAMERA_SHUTTER	8B7				SNN_LOUTR	20B6						
	PE_TX4_C_P	15C6			SNN_CLK3_REQ	10C6				SNN_LVDSO_PROBE	9B5						
	PFO_JTAG_TRST_L	22A6			SNN_COMPASS_DRDY	10A4				SNN_MPCI E_3	15D6						
	PMU_I NT_L	8B3< 31B5>			SNN_DAP3_SCLK	8C7				SNN_MPCI E_5	15D6						
	PMU_REGEN1	25C2< 30A5< 30B8< 31A8< 31C2> 32B3<			SNN_DCD	18C2				SNN_MPCI E_8	15D4						
	PMU_REGEN1_L	32B2			SNN_DGPU_3P3_EN	8C7				SNN_MPCI E_10	15D4						
	PMU_REGEN3	19B8< 27C4< 30A8< 30C8< 31C2>			SNN_DGPU_PWRGD	8C4				SNN_MPCI E_12	15D4						
	PMU_RESET_I N_L	22C8< 24B6> 25C5> 26A3<> 31B2<			SNN_DGPU_VDD_EN	8C7				SNN_MPCI E_14	15D4						
	POWER_FAN	27C2			SNN_DI RECTDC_CLK	14B6				SNN_MPCI E_16	15C4						
		POWER_FAN_SRC	27D2		SNN_DI RECTDC_I N	14B6				SNN_MPCI E_17	15C6						
		PWRBTN_R_L	25D4		SNN_DI RECTDC_OUT0	14B6				SNN_MPCI E_19	15C6						
		PWR_I 2C_SCL	8B2> 26A7< 31C6<		SNN_DI RECTDC_OUT1	14B6				SNN_MPCI E_45	15C6						
		PWR_I 2C_SDA	8B2<> 26A3<> 31C6<>		SNN_DI RECTDC_OUT2	14B6				SNN_MPCI E_47	15C6						
		RS232_CTS	18B3		SNN_DI RECTDC_OUT3	14B6				SNN_MPCI E_49	15C6						
		RS232_RTS	18C3		SNN_DSI_A_CLK_N	9C7				SNN_MPCI E_51	15C6						
		RS232_RXD_L	18B3		SNN_DSI_A_CLK_P	9C7				SNN_NFC_I RO_L	10A4						
		RS232_TXD_L	18C3		SNN_DSI_A_DO_N	9C7				SNN_NFC_PROG	8C4						
		RST_SWR_L	25D6		SNN_DSI_A_DO_P	9C7				SNN_OWR	8B4						
		SATA_LO_RX_N	14C7< 16D3<		SNN_DSI_A_D1_N	9C7				SNN_PEX_REFCLKN	14A4						
		SATA_LO_RX_P	14C7< 16C3<		SNN_DSI_A_D1_P	9C7				SNN_PEX_REFCLKP	14A4						
		SATA_LO_TX_N	14C7> 16D3<		SNN_DSI_A_D2_N	9C7				SNN_PEX_RX1_N	14B3						
		SATA_LO_TX_P	14C7> 16D3<		SNN_DSI_A_D2_P	9C7				SNN_PEX_RX1_P	14B3						
		SATA_LED	10B7> 25D7<		SNN_DSI_A_D3_N	9C7				SNN_PEX_RX3_N	14B3						
		SATA_PWR_EN	16A3		SNN_DSI_A_D3_P	9C7				SNN_PEX_RX3_P	14B3						
		SATA_PWR_EN_T124	10B7> 16A5<		SNN_DSI_B_CLK_N	9B7				SNN_PEX_TX1_N	14B3						
		SATA_RX_N	16D2		SNN_DSI_B_CLK_P	9B7				SNN_PEX_TX1_P	14B3						
												TITLE					
												?					
NVIDIA												DOC NUMBER		REV		PAGE	
CONFIDENTIAL												602-7R375-0000-D00		4.02		40	



	8	7	6	5	4	3	2	1				
D	<div>SNN_PEX_TX3_N14B4</div> <div>SNN_PEX_TX3_P14B4</div> <div>SNN_PG_OC_L10B4</div> <div>SNN_PM_I 2C_SCL_3. 3V22C7</div> <div>SNN_PM_I 2C_SDA_3. 3V22C7</div> <div>SNN_RI18B2</div> <div>SNN_SDMMC1_CLK8B7</div> <div>SNN_SDMMC1_CMD8B7</div> <div>SNN_SDMMC1_DAT&lt;3. . 0&gt;8B7</div> <div>SNN_SDMMC3_CLMP25A7</div> <div>SNN_SPKL_N20C4</div> <div>SNN_SPKL_P20C4</div> <div>SNN_SPKR_N20C4</div> <div>SNN_SPKR_P20C4</div> <div>SNN_SYS_CLK_REQ8C4</div> <div>SNN_TVS_USB_VBUS017C2</div> <div>SNN_U27U1_Z16B7</div> <div>SNN_U27U1_Z26B7</div> <div>SNN_U27U1_Z36B7</div> <div>SNN_U27U1_Z46B7</div> <div>SNN_U27U2_Z16B3</div> <div>SNN_U27U2_Z26B3</div> <div>SNN_U27U2_Z36B3</div> <div>SNN_U27U2_Z46B3</div> <div>SNN_U28U1_Z17B7</div> <div>SNN_U28U1_Z27B7</div> <div>SNN_U28U1_Z37B7</div> <div>SNN_U28U1_Z47B7</div> <div>SNN_U28U2_Z17B3</div> <div>SNN_U28U2_Z27B3</div> <div>SNN_U28U2_Z37B3</div> <div>SNN_U28U2_Z47B3</div> <div>SNN_UART3_CTS_L10C7</div> <div>SNN_UART3_RTS_L10C7</div> <div>SNN_UART3_RXD10C7</div> <div>SNN_UART3_TXD10C7</div> <div>SNN_ULPI_DATA48D7</div> <div>SNN_ULPI_DATA58D7</div> <div>SNN_ULPI_DATA68C7</div> <div>SNN_ULPI_DATA78C7</div> <div>SNN_WF_RST_L8B6</div> <div>SPI 4_CS0_L10B3&gt; 23B7&lt;</div> <div>SPI 4_CS3_L10C3&gt; 24B2&gt;</div> <div>SPI 4_MI SO10C3&lt; 23A7&gt; 24B2&gt;</div> <div>SPI 4_MOSI10C3&gt; 23A4&lt; 24B2&gt;</div> <div>SPI 4_SCK10C3&gt; 23A4&lt; 24B2&gt;</div> <div>SPI_HOLD_L23A4</div> <div>SPI_ROM_WP_L23A6</div> <div>SYS_RESET_L8B3&lt; 22A5&lt; 23D7&lt; 31B2&gt;</div> <div>TEMP_ALERT_L10B3&lt; 18A3&gt;</div> <div>TEMP_THERM_PMU31B5</div> <div>TEST_MODE_EN8A4</div> <div>THERMD_N8B3&lt; 18A7&gt;</div> <div>THERMD_P8B3&lt; 18A7&lt;</div> <div>THERMD_R_N18A6</div> <div>THERMD_R_P18A6</div> <div>TPS51220A_FUNC27B7</div>			<div>TPS51220A_REG_EN27A6</div> <div>TPS51220A_RF27B6</div> <div>TPS51220A_TRI P27A7</div> <div>TPS_SKI PSEL28C7&gt; 29C8&lt;</div> <div>TP_ALS_I RQ_L10A4</div> <div>TP_AP_WP_L8C4</div> <div>TP_CLK_32K_WI FI31C3</div> <div>TP_CSI_DSI_TEST_OUT9B7</div> <div>TP_DAP1_DI N10B7</div> <div>TP_DAP1_FS10B7</div> <div>TP_DAP1_SCLK10B7</div> <div>TP_DAP4_DI N10C7</div> <div>TP_DAP4_DOUT10C7</div> <div>TP_DAP4_FS10C7</div> <div>TP_DAP4_SCLK10C7</div> <div>TP_DMI C_CLK20B6</div> <div>TP_DMI C_DATA20A6</div> <div>TP_GPI O_PH510C4</div> <div>TP_GPI O_PH610C4</div> <div>TP_GPI O_PI 210B3</div> <div>TP_GPI O_PK010B4</div> <div>TP_GPI O_PK310B4</div> <div>TP_KBC_I RQ_L10C4</div> <div>TP_KBL_PWM10C4</div> <div>TP_PEX_TESTCLK_N14A4</div> <div>TP_PEX_TESTCLK_P14A4</div> <div>TP_RESET_OUT_L8B4</div> <div>TP_TOUCH_I RQ_L10A4</div> <div>TP_ULPI_DATA18D7</div> <div>TP_ULPI_DATA28D7</div> <div>TP_USB_VBUS_EN214A4</div> <div>TS_CLK8B8&gt; 26D6&lt;</div> <div>TS_RESET_L10B3&gt; 26D3&lt;</div> <div>TS_SHDN_L10B3&gt; 26D3&lt;</div> <div>TS_SPI_CS_L8C7&gt; 26D6&gt;</div> <div>TS_SPI_MI SO8C7&lt; 26D3&lt;</div> <div>TS_SPI_MOSI8C7&gt; 26D3&gt;</div> <div>TS_SPI_SCK8C7&gt; 26D6&gt;</div> <div>UART2_CTS_L10C7&lt; 26A4&gt;</div> <div>UART2_RTS_L10C7&gt; 26A7&lt;</div> <div>UART2_RXD10C7&lt; 26A4&gt;</div> <div>UART2_TXD10C7&gt; 26A7&lt;</div> <div>UART4_CTS_3V3_L18B5</div> <div>UART4_CTS_L10C3&lt; 18B8&gt; 22D7&lt;</div> <div>UART4_CTS_R_L18B7</div> <div>UART4_RTS_3V3_L18C5</div> <div>UART4_RTS_L10B3&gt; 18C7&lt; 22D7&gt; 24D5&gt;</div> <div>UART4_RXD10C3&lt; 18B8&gt; 22D7&lt;</div> <div>UART4_RXD_3V318B5</div> <div>UART4_RXD_R18B7</div> <div>UART4_TXD10B3&gt; 18C7&lt; 22D7&gt; 24C5&gt;</div> <div>UART4_TXD_3V318C5</div> <div>USBODL_N17C3</div> <div>USBODL_P17C3</div> <div>USBOD_N9A4&lt;&gt; 17C5&lt;</div> <div>USBOD_P9A4&lt;&gt; 17C5&lt;</div> <div>USB0_I D9A4&lt; 17B1&gt;</div>			<div>USB0_I D_AP_R17B2</div> <div>USB0_I D_C17C3</div> <div>USB0_I D_GATE_L17B3</div> <div>USB0_I D_PMU17B1&gt; 33D7&lt;</div> <div>USB0_I D_PWR17D5</div> <div>USB0_VBUS9A4</div> <div>USB1D_N9A4&lt;&gt; 15C3&lt;&gt;</div> <div>USB1D_P9A4&lt;&gt; 15C3&lt;&gt;</div> <div>USB2DL_N17B5</div> <div>USB2DL_P17B5</div> <div>USB2D_N9A4&lt;&gt; 17B7&lt;&gt;</div> <div>USB2D_P9A4&lt;&gt; 17B7&lt;&gt;</div> <div>USBSS_RXOR_N16B4&lt; 17A7&gt;</div> <div>USBSS_RXOR_P16B4&lt; 17A7&gt;</div> <div>USBSS_RX0_N14C3&lt; 16B8&gt;</div> <div>USBSS_RX0_P14C3&lt; 16B8&gt;</div> <div>USBSS_TX0C_N16C4&gt; 17A7&lt;</div> <div>USBSS_TX0C_P16C4&gt; 17A7&lt;</div> <div>USBSS_TX0_N14C3&gt; 16C8&lt;</div> <div>USBSS_TXO_P14C3&gt; 16C8&lt;</div> <div>USB_REXT9A5</div> <div>USB_VBUS_EN09A4&lt;&gt; 17C8&lt;</div> <div>USB_VBUS_EN19A4&lt;&gt; 17B8&lt;</div> <div>VDD_AC_SNUB27D5</div> <div>VDD_CORE_BOOST034A5</div> <div>VDD_CORE_BOOST134A5</div> <div>VDD_CORE_LX034A5</div> <div>VDD_CORE_LX134A5</div> <div>VDD_CORE_SENSE_N11A2&gt; 33B3&lt;</div> <div>VDD_CORE_SENSE_P11A2&gt; 33B3&lt;</div> <div>VDD_CPU_BOOST135D5</div> <div>VDD_CPU_BOOST235D5</div> <div>VDD_CPU_BOOST335B5</div> <div>VDD_CPU_BOOST435B5</div> <div>VDD_CPU_BOOST535A5</div> <div>VDD_CPU_BOOST635A5</div> <div>VDD_CPU_LX135D5</div> <div>VDD_CPU_LX235C5</div> <div>VDD_CPU_LX335B5</div> <div>VDD_CPU_LX435B5</div> <div>VDD_CPU_LX535A5</div> <div>VDD_CPU_LX635A5</div> <div>VDD_CPU_SENSE_N11A2&gt; 33C3&lt;</div> <div>VDD_CPU_SENSE_P11B2&gt; 33C3&lt;</div> <div>VDD_GPU_BOOST034D5</div> <div>VDD_GPU_BOOST134D5</div> <div>VDD_GPU_BOOST234B5</div> <div>VDD_GPU_BOOST334B5</div> <div>VDD_GPU_LX034D5</div> <div>VDD_GPU_LX134C5</div> <div>VDD_GPU_LX234B5</div> <div>VDD_GPU_LX334B5</div> <div>VDD_GPU_SENSE_N11B2&gt; 33C3&lt;</div> <div>VDD_GPU_SENSE_P11B2&gt; 33C3&lt;</div> <div>VN18C3</div> <div>VP18C3</div>			<div>CONFIDENTIAL</div> <div>602-7R375-0000-D00</div> <div>4.02</div> <div>41</div>		
C										C		
B										B		
A										A		
	8	7	6	5	4	3	2	1				



8			7			6			5			4			3			2			1																				
<div><div><div><div><div><div></div><div>Title: Cref Part Report</div><div>Design: beaver_t124_fabd</div><div>Date: May 7 10: 45: 19 2014</div></div></div><div><div><div>C1A1CAP_0402_R[18C5]</div><div>C1A2CAP_0402_R[18C5]</div><div>C1A3CAP_0402_R[18C3]</div><div>C1A4CAP_0402_R[18C3]</div><div>C1B1CAP_0402_R[13A4]</div><div>C1B2CAP_0402_R[13A4]</div><div>C1B3CAP_0402_R[13B4]</div><div>C1C1CAPP_B2_R[17B5]</div><div>C1C2CAP_0402_R[19B1]</div><div>C1D1CAP_0402_R[19A6]</div><div>C1D2CAP_0402_R[19C4]</div><div>C1D3CAP_0603_R[19C3]</div><div>C1D4CAP_0402_R[19C4]</div><div>C1D5CAP_0603_R[19C4]</div><div>C1D6CAP_0402_R[22C3]</div><div>C1D7CAP_0402_R[19A2]</div><div>C1D8CAP_0402_R[22C2]</div><div>C1D9CAP_0402_R[21A5]</div><div>C1E1CAP_0402_R[21C6]</div><div>C1E2CAP_0402_R[21B4]</div><div>C1E3CAP_0402_R[21A5]</div><div>C1E4CAP_0402_R[21A5]</div><div>C1E5CAP_0603_R[20B2]</div><div>C1E6CAP_1206_R[17C6]</div><div>C1E7CAP_0805_R[17C6]</div><div>C1E8CAP_0603_R[20B1]</div><div>C1E9CAP_0402_R[20B1]</div><div>C1E10CAP_0603_R[20A4]</div><div>C1E11CAP_0603_R[20B3]</div><div>C1E12CAP_0402_R[17B3]</div><div>C1E13CAP_0603_R[20B2]</div><div>C1E14CAP_0402_R[20B2]</div><div>C1E15CAP_0402_R[20B3]</div><div>C1E16CAP_0402_R[20B4]</div><div>C1E17CAP_0402_R[20A3]</div><div>C1E18CAP_0603_R[20A3]</div><div>C1E19CAP_0402_R[20C3]</div><div>C1E20CAP_0402_R[20A3]</div><div>C1E21CAP_0402_R[20C3]</div><div>C2A1CAP_0402_R[34A5]</div><div>C2A2CAP_0402_R[34A5]</div><div>C2A3CAP_1206_R[34A6]</div><div>C2A4CAP_1206_R[34A5]</div><div>C2A5CAP_0805_R[34A4]</div><div>C2A6CAP_0805_R[34A4]</div><div>C2B1CAP_0201_R[9B3]</div><div>C2C1CAP_0402_R[9A3]</div><div>C2C2CAP_0402_R[30A8]</div><div>C2C3CAP_0805_R[17B5]</div><div>C2C4CAP_0402_R[16C7]</div><div>C2C5CAP_0402_R[16C7]</div><div>C2C6CAP_0402_R[18A4]</div></div></div></div><div><div><div>C2C7CAP_0402_R[18A6]</div><div>C2C8CAP_0402_R[30A4]</div><div>C2D1CAP_0603_R[19B3]</div><div>C2D2CAP_0402_R[19B3]</div><div>C2D3CAP_0402_R[19A6]</div><div>C2D4CAP_0402_R[19B4]</div><div>C2D5CAP_0402_R[19B4]</div><div>C2D6CAP_0402_R[19B4]</div><div>C2D7CAP_0402_R[16A6]</div><div>C2D8CAP_0402_R[16A6]</div><div>C2D9CAP_0402_R[16B6]</div><div>C2D10CAP_0402_R[16B6]</div><div>C2D11CAP_0402_R[17C5]</div><div>C2D12CAP_0402_R[15C6]</div><div>C2D13CAP_0402_R[15C6]</div><div>C3A1CAP_0402_R[23B4]</div><div>C3B1CAP_0201_R[6A8]</div><div>C3C1CAP_0201_R[7A8]</div><div>C3C2CAP_0201_R[7A7]</div><div>C3D1CAP_0402_R[34D5]</div><div>C3D2CAP_0402_R[34D6]</div><div>C3D3CAP_0402_R[34D5]</div><div>C3D4CAP_1206_R[34D6]</div><div>C3D5CAP_1206_R[34D5]</div><div>C3D6CAP_1206_R[34D4]</div><div>C3D7CAP_1206_R[34D3]</div><div>C3D8CAP_1206_R[34B4]</div><div>C3D9CAP_1206_R[34B3]</div><div>C3E1CAP_1206_R[34C5]</div><div>C3E2CAP_1206_R[34C7]</div><div>C3E3CAP_0402_R[34B5]</div><div>C3E4CAP_0402_R[34B6]</div><div>C3E5CAP_0402_R[34B5]</div><div>C3E6CAP_0603_R[16A3]</div><div>C3E7CAP_0402_R[16A2]</div><div>C3E8CAP_0402_R[16B2]</div><div>C3E9CAP_0805_R[16C3]</div><div>C3E10CAP_0402_R[16C2]</div><div>C3E11CAP_0402_R[16B3]</div><div>C4A1CAP_0402_R[22B1]</div><div>C4A2CAP_0402_R[22B6]</div><div>C4B1CAP_0201_R[6A7]</div><div>C4B2CAP_0201_R[6A6]</div><div>C4B3CAP_0402_R[6A8]</div><div>C4B4CAP_0805_R[30C4]</div><div>C4B5CAP_0402_R[30C3]</div><div>C4B6CAP_0402_R[30B2]</div><div>C4C1CAP_0402_R[7A7]</div><div>C4C2CAP_0201_R[7B4]</div><div>C4C3CAP_0201_R[7A6]</div><div>C4C4CAP_0201_R[7A6]</div><div>C4C5CAP_0201_R[7B4]</div><div>C4C6CAP_0402_R[7A8]</div><div>C4C7CAP_0201_R[7A6]</div><div>C4C8CAP_0201_R[7A6]</div><div>C4D1CAP_0402_R[23C4]</div><div>C4D2CAP_0402_R[23C4]</div></div></div></div><div><div><div>C4D3CAP_0402_R[23D4]</div><div>C4D4CAP_0402_R[23D4]</div><div>C4D5CAP_0402_R[23C4]</div><div>C4D6CAP_1206_R[35B4]</div><div>C4D7CAP_1206_R[35C4]</div><div>C4D8CAP_1206_R[35D5]</div><div>C4D9CAP_1206_R[35A5]</div><div>C4D10CAP_1206_R[35C3]</div><div>C4D11CAP_1206_R[35C3]</div><div>C4D12CAP_0402_R[35A5]</div><div>C4D13CAP_0402_R[35D5]</div><div>C4D14CAP_0402_R[35A7]</div><div>C4D15CAP_0402_R[35D7]</div><div>C4D16CAP_0402_R[35A5]</div><div>C4D17CAP_0402_R[35D5]</div><div>C4D18CAP_1206_R[35C2]</div><div>C4D19CAP_1206_R[35C3]</div><div>C4D20CAP_1206_R[35A7]</div><div>C4D21CAP_1206_R[35D7]</div><div>C4E1CAP_0402_R[31C7]</div><div>C4E2CAP_1206_R[35C7]</div><div>C4E3CAP_1206_R[35C5]</div><div>C4E4CAP_0402_R[35B5]</div><div>C4E5CAP_0402_R[35B7]</div><div>C4E6CAP_0402_R[35B5]</div><div>C4E7CAP_0402_R[24A7]</div><div>C5A1CAP_0402_R[22A4]</div><div>C5B1CAP_0402_R[29A7]</div><div>C5B2CAP_0402_R[27C5]</div><div>C5B3CAP_0402_R[28B7]</div><div>C5C1CAP_0402_R[28B3]</div><div>C5C2CAP_0402_R[29B3]</div><div>C5C3CAP_0805_R[27C6]</div><div>C5C4CAP_1206_R[29C4]</div><div>C5C5CAP_1206_R[29C3]</div><div>C5C6CAP_1206_R[28C3]</div><div>C5C7CAP_1206_R[28C3]</div><div>C5C8CAP_0402_R[29B4]</div><div>C5C9CAPP_DPOS_R[29B2]</div><div>C5C10CAPP_DPOS_R[28C2]</div><div>C5C11CAP_1206_R[27D5]</div><div>C5D1CAP_1206_R[27D3]</div><div>C5D2CAP_0402_R[30B6]</div><div>C5D3CAP_0402_R[30B7]</div><div>C5D4CAP_1206_R[27D3]</div><div>C5D5CAP_1206_R[27D3]</div><div>C5D6CAP_0402_R[31A7]</div><div>C5D7CAP_0402_R[31A2]</div><div>C5D8CAP_0402_R[31B5]</div><div>C5D9CAP_0603_R[33B3]</div><div>C5D10CAP_0603_R[33B3]</div><div>C5D11CAP_0805_R[33B3]</div><div>C5D12CAP_0805_R[33B3]</div><div>C5D13CAP_0402_R[31A4]</div><div>C5D14CAP_0402_R[31B5]</div><div>C5D15CAP_0805_R[33A3]</div></div></div></div> <div><div><div><div><div></div><div>TITLE[31A4]</div><div>?</div><div>[31B5]</div><div>[33A3]</div></div><div><div></div><div>DOC NUMBER[31D5]</div><div>602-7R375-0000-D00</div></div><div><div></div><div>REV</div><div>4.02</div></div><div><div></div><div>PAGE</div><div>43</div></div></div></div><div><div><div>CONFIDENTIAL</div><div>602-7R375-0000-D00</div></div></div></div> <tr><td colspan="3">8</td><td colspan="3">7</td><td colspan="3">6</td><td colspan="3">5</td><td colspan="3">4</td><td colspan="3">3</td><td colspan="3">2</td><td colspan="3">1</td></tr>																		8			7			6			5			4			3			2			1		
8			7			6			5			4			3			2			1																				

8			7			6			5			4			3			2			1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																					
D	C5D17	CAP_0402_R	[33A4]	C7B8	CAP_0201_R	[6B8]	C8B26	CAP_0201_R	[9D4]	C	C5E1	CAP_0402_R	[24B7]	C7B9	CAP_0201_R	[6A6]	C8B27	CAP_0201_R	[8A4]	B	C6B1	CAP_0402_R	[29A7]	C7B10	CAP_0201_R	[6B4]	C8B28	CAP_0402_R	[5C2]	A	C6B2	CAP_0402_R	[28A7]	C7B11	CAP_0201_R	[6A6]	C8B29	CAP_0402_R	[11D7]	D	C6C1	CAP_0402_R	[29B4]	C7B12	CAP_0201_R	[6A6]	C8B30	CAP_0201_R	[5B4]	C	C6C2	CAP_0402_R	[28B7]	C7B13	CAP_0201_R	[6B8]	C8B31	CAP_0402_R	[5C2]	B	C6C3	CAP_0603_R	[27B5]	C7C1	CAP_0201_R	[7A6]	C8B32	CAP_0402_R	[11B8]	A	C6C4	CAP_0402_R	[27A6]	C7C2	CAP_0201_R	[7B8]	C8B33	CAP_0402_R	[11B8]	D	C6C5	CAP_0805_R	[27B5]	C7C3	CAP_0201_R	[6A6]	C8B34	CAP_0402_R	[11C4]	C	C6C6	CAP_0402_R	[28C2]	C7C4	CAP_0201_R	[7B8]	C8B35	CAP_0402_R	[11C4]	B	C6C7	CAP_0402_R	[28C5]	C7C5	CAP_0402_R	[6A7]	C8C1	CAP_0201_R	[4D4]	A	C6C8	CAP_0402_R	[29C3]	C7C6	CAP_0201_R	[6A6]	C8C2	CAP_0402_R	[11D7]	D	C6C9	CAP_0805_R	[29B3]	C7C7	CAP_0402_R	[7A8]	C8C3	CAP_0402_R	[11D4]	C	C6C10	CAP_0805_R	[28C3]	C7C8	CAP_0201_R	[7A6]	C8C4	CAP_0402_R	[11D4]	B	C6C11	CAP_0402_R	[28B4]	C7C9	CAP_0201_R	[7A6]	C8C5	CAP_0402_R	[11A7]	A	C6C12	CAP_0402_R	[29C3]	C7C10	CAP_0201_R	[7A7]	C8C6	CAP_0402_R	[11A7]	D	C6C13	CAP_0402_R	[28C2]	C7C11	CAP_0201_R	[7A8]	C8C7	CAP_0402_R	[5D4]	C	C6D1	CAP_0402_R	[31B1]	C7C12	CAP_0402_R	[7A7]	C8C8	CAP_0201_R	[5D4]	B	C6D2	CAP_0402_R	[31B3]	C7D1	CAP_0805_R	[35B4]	C8C9	CAP_0201_R	[11D8]	A	C6D3	CAP_0402_R	[31A6]	C7D2	CAP_0805_R	[35A4]	C8C10	CAP_0201_R	[5D4]	D	C6D4	CAPP_SMD_3225	[31B5]	C7D3	CAP_1206_R	[35D5]	C8C11	CAP_0402_R	[5D4]	C	C6D5	CAP_0402_R	[31C4]	C7D4	CAP_1206_R	[35A5]	C8C12	CAP_0201_R	[4C2]	B	C6D6	CAP_0402_R	[31D5]	C7D5	CAP_0805_R	[35C4]	C8C13	CAP_0402_R	[11B8]	A	C6D7	CAP_0805_R	[33B6]	C7D6	CAP_0805_R	[35B4]	C8C14	CAP_0402_R	[11A8]	D	C6D8	CAP_0805_R	[33B3]	C7D7	CAP_1206_R	[35D7]	C8C15	CAP_0402_R	[11C4]	C	C6D9	CAP_0402_R	[32A7]	C7D8	CAP_1206_R	[35A7]	C8C16	CAP_0201_R	[4C4]	B	C6D10	CAP_0402_R	[32B5]	C7D9	CAP_0402_R	[32C5]	C8C17	CAP_0402_R	[11C4]	A	C6D11	CAP_0402_R	[32B7]	C7E1	CAP_0805_R	[35C4]	C8C18	CAP_0201_R	[5C4]	D	C6D12	CAP_0402_R	[32B7]	C7E2	CAP_0805_R	[35A4]	C8C19	CAP_0402_R	[11C8]	C	C6D13	CAP_0402_R	[32A6]	C7E3	CAP_1206_R	[35A4]	C8C20	CAP_0402_R	[5C4]	B	C6D14	CAP_0603_R	[33B6]	C7E4	CAP_1206_R	[35C5]	C8C21	CAP_0402_R	[11A8]	A	C6D15	CAP_0805_R	[33B6]	C7E5	CAP_1206_R	[35C7]	C8C22	CAP_0402_R	[11C5]	D	C6D16	CAP_0402_R	[32A5]	C8B1	CAP_0402_R	[22D7]	C8C23	CAP_0201_R	[11B7]	C	C6D17	CAP_0402_R	[32B7]	C8B2	CAP_0402_R	[8A4]	C8C24	CAP_0402_R	[11C8]	B	C6D18	CAP_0402_R	[32A7]	C8B3	CAP_0402_R	[8A4]	C8C25	CAP_0201_R	[11B8]	A	C6D19	CAP_0402_R	[32B6]	C8B4	CAP_0402_R	[6A7]	C8C26	CAP_0201_R	[11B7]	D	C6D20	CAP_0402_R	[32C6]	C8B5	CAP_0201_R	[6A6]	C8C27	CAP_0201_R	[11D4]	C	C6D21	CAP_0402_R	[32A5]	C8B6	CAP_0201_R	[6A6]	C8C28	CAP_0402_R	[5C3]	B	C6D22	CAP_0805_R	[33A3]	C8B7	CAP_0201_R	[8B7]	C8C29	CAP_0201_R	[11B7]	A	C6D23	CAP_0603_R	[32C7]	C8B8	CAP_0402_R	[8B7]	C8C30	CAP_0201_R	[11D5]	D	C6D24	CAP_0805_R	[33A6]	C8B9	CAP_0402_R	[8A4]	C8C31	CAP_0201_R	[5C4]	C	C6E1	CAP_0402_R	[32C5]	C8B10	CAP_0201_R	[10D3]	C8C32	CAP_0201_R	[11B8]	B	C6E2	CAP_0402_R	[32C5]	C8B11	CAP_0402_R	[14C6]	C8C33	CAP_0201_R	[8D4]	A	C6E3	CAP_0402_R	[32C5]	C8B12	CAP_0402_R	[10D3]	C8C34	CAP_0201_R	[11B7]	D	C6E4	CAP_0402_R	[32C7]	C8B13	CAP_0201_R	[14C6]	C8C35	CAP_0201_R	[11B7]	C	C6E5	CAP_0805_R	[33A6]	C8B14	CAP_0402_R	[5C2]	C8C36	CAP_0402_R	[5C3]	B	C6E6	CAP_0402_R	[32C7]	C8B15	CAP_0402_R	[8C7]	C8C37	CAP_0201_R	[11B8]	A	C6E7	CAP_0402_R	[32C6]	C8B16	CAP_0402_R	[5C3]	C8C38	CAP_0402_R	[5C3]	D	C6E8	CAP_0603_R	[33A3]	C8B17	CAP_0201_R	[4C3]	C8C39	CAP_0201_R	[11B7]	C	C6E9	CAP_0603_R	[33A3]	C8B18	CAP_0201_R	[10D6]	C8C40	CAP_0201_R	[11B7]	B	C7B1	CAP_0402_R	[25A4]	C8B19	CAP_0201_R	[5C4]	C8C41	CAP_0201_R	[10B6]	A	C7B2	CAP_0603_R	[25A4]	C8B20	CAP_0402_R	[8D4]	C8C42	CAP_0402_R	[11A7]	D	C7B3	CAP_0402_R	[22C7]	C8B21	CAP_0402_R	[5C2]	C8C43	CAP_0402_R	[10B6]	C	C7B4	CAP_0201_R	[6B4]	C8B22	CAP_0402_R	[9D4]	C8C44	CAP_0201_R	[8A6]	B	C7B5	CAP_0201_R	[6A8]	C8B23	CAP_0402_R	[10D6]	C8C45	CAP_0402_R	[8A7]	A	C7B6	CAP_0201_R	[6A7]	C8B24	CAP_0201_R	[8D4]	C8C46	CAP_0201_R	[7A6]	D	C7B7	CAP_0402_R	[6A8]	C8B25	CAP_0201_R	[8C6]	C8C47	CAP_0402_R	[8D4]	C	NVIDIA CONFIDENTIAL			DOC NUMBER 602-7R375-0000-D00			REV 4.02	PAGE 44																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								

8			7			6			5			4			3			2			1		
D	C8C48	CAP_0201_R	[14C3]	C9C17	CAP_0402_R	[14D7]				OP8_R													
	C8C49	CAP_0402_R	[14C3]	C9C18	CAP_0201_R	[14D6]				CR2D1	DI ODECC_S23_R	[17D6]											
	C8C50	CAP_0805_R	[11A8]	C9C19	CAP_0402_R	[14C6]				CR4E1	TVS_BI DI R2_SOD882_R	[24A8]											
	C8D1	CAP_1206_R	[34D7]	C9C20	CAP_0201_R	[14C3]				CR5E1	LED_0603_R	[30D5]											
	C8D2	CAP_1206_R	[34D5]	C9C21	CAP_0402_R	[14C3]				CR5E2	TVS_BI DI R2_SOD882_R	[24C7]											
	C8D3	CAP_0805_R	[34C4]	C9C22	CAP_0402_R	[16A7]				CR5E3	TVS_BI DI R2_SOD882_R	[24B7]											
	C8D4	CAP_0805_R	[34D4]	C9C23	CAP_0402_R	[16A7]				CR7B1	DI ODESER_QUAD_XSOP7_R	[25A5]											
	C8D5	CAP_0805_R	[34B4]	C9C24	CAP_0402_R	[16B7]				CR7B2	DI ODESER_QUAD_XSOP7_R	[25A6]											
	C8D6	CAP_0805_R	[34B4]	C9C25	CAP_0402_R	[16B7]				CR10C1	DI ODECC_S323_R	[13B5]											
	C8D7	CAP_1206_R	[34C6]	C9D1	CAP_0402_R	[30A5]				HS3C1	HEATSI NK_50MMX67MM_ELLI PT	[12C6]											
C	C8D8	CAP_1206_R	[34C5]	C9D1A	CAP_0402_R	[21A5]				I C_12V													
	C9A1	CAP_0402_R	[34A7]	C9D2	CAP_0603_R	[19C4]				I S03A1	GNDI SO_4MI L	[8A7]											
	C9A2	CAP_0402_R	[18D3]	C9D3	CAP_0402_R	[19C4]				I S05C1	GNDI SO_4MI L	[29B2]											
	C9A3	CAP_1206_R	[34A5]	C9D4	CAP_0402_R	[16D2]				I S05C2	GNDI SO_4MI L	[28B2]											
	C9A4	CAP_1206_R	[34A7]	C9D5	CAP_0402_R	[16D2]				I S05D1	GNDI SO_4MI L	[33B4]											
	C9A5	CAP_0805_R	[34A3]	C9D6	CAP_0402_R	[16C2]				I S05D2	GNDI SO_4MI L	[33A3]											
	C9A6	CAP_0805_R	[34A4]	C9D7	CAP_0402_R	[16D2]				I S05E1	GNDI SO_4MI L	[33A3]											
	C9B1	CAP_0201_R	[9C3]	C9D8	CAP_0402_R	[17D7]				I S06C1	GNDI SO_10MI L	[27A5]											
	C9B2	CAP_0201_R	[9D4]	C9E1	CAP_0603_R	[15D3]				I S08C1	GNDI SO_10MI L	[5B1]											
	C9B3	CAP_0402_R	[9D4]	C9E2	CAP_0603_R	[15B4]				I S010D1	GNDI SO_4MI L	[21A4]											
B	C9B4	CAP_0201_R	[9B4]	C9E3	CAP_0603_R	[15B6]				J1A1	HDR2X5KEY10_THR_R	[25D5]											
	C9B5	CAP_0402_R	[9C4]	C9E4	CAP_0805_R	[15D4]				J1A2	SERIAL_DSUB_DSUB9_R	[18C1]											
	C9B6	CAP_0402_R	[9B4]	C9E5	CAP_0402_R	[15B6]				J1C1	CON_HDMI_A_SMT_G_R	[13C3]											
	C9B7	CAP_0201_R	[9B4]	C10A1	CAP_0402_R	[18B3]				J1C2	USBX1_V3_RA_FLAG_TH_R	[17B4]											
	C9B8	CAP_0402_R	[11C7]	C10B1	CAP_0402_R	[18B5]				J1D1	RJ45_1X1GBIT_MAG_LED_RJ45	[19A2]											
	C9B9	CAP_0402_R	[9C2]	C10B2	CAP_0402_R	[18C5]				_2_R													
	C9B10	CAP_0201_R	[11D8]	C10B3	CAP_0402_R	[18C7]				J1D2	AUDIO_JACK_2PORT_LIMEPINK	[21C4 21A4]											
	C9B11	CAP_0402_R	[11C8]	C10B4	CAP_0402_R	[18C7]				_THR_R													
	C9B12	CAP_0402_R	[11C7]	C10B5	CAP_0603_R	[13A7]				J1E1	CON_USB_MICRO_AB_TH_UAB_1	[17C2]											
	C9B13	CAP_0201_R	[9B7]	C10B6	CAP_0402_R	[13D4]				1P													
A	C9B14	CAP_0402_R	[9B7]	C10B7	CAP_0402_R	[13B4]				J2D1	SATA_THR_SHRD_R	[16D1]											
	C9B15	CAP_0402_R	[9A7]	C10C1	CAP_0402_R	[17B7]				J2D2	MINI_PCI_EXPRESS_SMT_HALF	[15C5]											
	C9B16	CAP_0402_R	[11C7]	C10C2	CAP_0603_R	[17B8]				_STND_R													
	C9B17	CAP_0402_R	[9D7]	C10C3	CAP_0402_R	[17B6]				J3A1	SKT2X25_THR_R	[26D5]											
	C9B18	CAP_0402_R	[9A4]	C10C4	CAP_0402_R	[17B5]				J3A2	SKT3X25_THR_R	[26B5]											
	C9B19	CAP_0201_R	[8C4]	C10C5	CAP_0402_R	[17B5]				J4A1	HDR2X10_THR_RA_SHR2	[22A1]											
	C9B20	CAP_0201_R	[9A4]	C10D1	CAP_0402_R	[19B4]				J4A2	FAN1X4_4PIN_FAN_R	[27C2]											
	C9B21	CAP_0201_R	[9D7]	C10D2	CAP_0402_R	[19B4]				J4E1	HDR1X1_THR	[24A8]											
	C9B22	CAP_0201_R	[10D3]	C10D3	CAP_0402_R	[19B4]				J4E2	SKT_PWR_IDE_THR_R	[16B1]											
	C9B23	CAP_0402_R	[9A4]	C10E1	CAP_0402_R	[20B2]				J5B1	CON_SD_SM1_R	[25B3]											
			C9B24	CAP_0402_R	[10D3]				J5C1	PWR_JACK_5P_THR_R	[27D6]												
			C9C1	CAP_0201_R	[9A4]				J5E1	HDR1X1_THR	[24C8]												
			C9C2	CAP_0201_R	[11D7]				J5E2	HDR1X1_THR	[24A8]												
			C9C3	CAP_0201_R	[8D6]				J7B1	HDR_24_FPC_RA_SMT2_R	[22C6]												
			C9C4	CAP_0201_R	[11D8]				L1B1	INDUCTOR_0402_R	[13A4]												
			C9C5	CAP_0201_R	[9A7]				L1D1	INDUCTOR_0402_R	[21A5]												
			C9C6	CAP_0402_R	[8D6]				L1D2	INDUCTOR_0402_R	[21C6]												
			C9C7	CAP_0201_R	[14D3]				L1E1	INDUCTOR_0402_R	[21B6]												
			C9C8	CAP_0402_R	[14D3]				L1E2	INDUCTOR_0402_R	[21A5]												
			C9C9	CAP_0201_R	[11D4]				L1E3	CHOKE_2012_R	[17C4 17C4]												
			C9C10	CAP_0201_R	[14C3]				L1E4	INDUCTOR_0402_R	[20B1]												
			C9C11	CAP_0402_R	[14C3]				L1E5	INDUCTOR_0402_R	[20A2]												
			C9C12	CAP_0402_R	[14C3]				L2A1	INDUCTOR_SMD_R	[34A5]												
			C9C13	CAP_0201_R	[14C3]				L2A2	INDUCTOR_SMD_R	[34A5]												
			C9C14	CAP_0201_R	[14C6]				L2D1	INDUCTOR_2014_R	[19C3]												
			C9C15	CAP_0402_R	[14D6]				L2D2	INDUCTOR_SMD_R	[19C3]												
			C9C16	CAP_0402_R	[14A2]																		

8			7			6			5			4			3			2			1			
D	L5C2	I NDUCTOR_SMD_R	[28C3]				Q9E3	MOSFETNSOT23_S23_R	[17A2]				R2B4	RES_0201_R	[26C5]				D					
	L6D1	I NDUCTOR_SMD_R	[33B4]				Q10B1	MOSFETNSOT23_S23_R	[13C5]				R2B5	RES_0201_R	[24D2]									
	L6E1	PWR_I NDUCTOR_SMDA_R	[33A4]				R1A1	RES_0603_R	[25D4]				R2B6	RES_0201_R	[10B2]									
	L6E2	PWR_I NDUCTOR_SMDA_R	[33A4]				R1A2	RES_0603_R	[25D5]				R2B7	RES_0201_R	[24D3]									
	L7D1	I NDUCTOR_SMD_R	[35A5]				R1A3	RES_0603_R	[25D4]				R2B8	RES_0201_R	[10B2]									
	L7D2	I NDUCTOR_SMD_R	[35D5]				R1A4	RES_0402_R	[25C3]				R2B9	RES_0402_R	[8C7]									
	L7D3	I NDUCTOR_SMD_R	[35C5]				R1A5	RES_0402_R	[25D3]				R2C1	RES_0402_R	[8C8]									
	L7D4	I NDUCTOR_SMD_R	[35A5]				R1A6	RES_0402_R	[25C6]				R2C2	RES_0402_R	[30A7]									
	L7E1	I NDUCTOR_SMD_R	[35B5]				R1A7	RES_0603_R	[25D5]				R2C3	RES_0402_R	[22A4]									
	L7E2	I NDUCTOR_SMD_R	[35B5]				R1A8	RES_0402_R	[18C2]				R2C4	RES_0402_R	[14A3]									
C	L8B1	I NDUCTOR_0402_R	[8A3]				R1B1	RES_0201_R	[24D7]				R2C5	RES_0201_R	[16B7]									
	L8D1	I NDUCTOR_SMD_R	[34C4]				R1B2	RES_0201_R	[24C7]				R2C6	RES_0201_R	[16B7]									
	L8D2	I NDUCTOR_SMD_R	[34D4]				R1B3	RES_0201_R	[24C7]				R2C7	RES_0402_R	[24A4]									
	L8D3	I NDUCTOR_SMD_R	[34B4]				R1B4	RES_0201_R	[24D7]				R2C8	RES_0402_R	[24A4]									
	L8D4	I NDUCTOR_SMD_R	[34B4]				R1B5	RES_0201_R	[24D6]				R2C9	RES_0402_R	[24A4]									
	L9B1	I NDUCTOR_0402_R	[9B4]				R1B6	RES_0201_R	[24C6]				R2C10	RES_0402_R	[24A4]									
	L9B2	I NDUCTOR_0402_R	[9A4]				R1B7	RES_0402_R	[13A7]				R2D1	RES_0402_R	[18A2]									
	L9C1	I NDUCTOR_0402_R	[14C2]				R1B8	RES_0402_R	[13B6]				R2D2	RES_0402_R	[18B3]									
	L9C2	I NDUCTOR_0402_R	[14D2]				R1B9	RES_0402_R	[13B6]				R2D3	RES_0402_R	[18B3]									
	L9C3	I NDUCTOR_0402_R	[14C7]				R1B10	RES_0402_R	[18B7]				R2D4	RES_0402_R	[19A3]									
B	L9C4	CHOKE_2012_R	[17B6 17B6]				R1B11	RES_0402_R	[18B7]				R2D5	RES_0402_R	[19A3]									
	L10B1	I NDUCTOR_0402_R	[13B6]				R1C1	RES_0402_R	[13D4]				R2D6	RES_0402_R	[19A3]									
	L10B2	I NDUCTOR_0402_R	[13B6]				R1C2	RES_0402_R	[17B7]				R2D7	RES_0402_R	[30A4]									
	L10B3	I NDUCTOR_0402_R	[13C4]				R1D1	RES_0402_R	[19A4]				R2D8	RES_0402_R	[19B6]									
	L10E1	I NDUCTOR_0402_R	[20A6]				R1D2	RES_0402_R	[19A1]				R2D9	RES_0402_R	[19C6]									
	M1A1	BRD_MOUNT_BRDMNT2	[12B7]				R1D3	RES_0402_R	[22D2]				R2D10	RES_0402_R	[19C6]									
	M1E1	BRD_MOUNT_BRDMNT2	[12A7]				R1D4	RES_0402_R	[22D2]				R2D11	RES_0402_R	[19B7]									
	M2E1	PEM_SMT_R	[15D4]				R1D5	RES_0402_R	[22D2]				R3A1	RES_0402_R	[23B6]									
	M3E1	PEM_SMT_R	[15C4]				R1D6	RES_0402_R	[21C5]				R3A2	RES_0402_R	[23B4]									
	M5A1	BRD_MOUNT_BRDMNT2	[12A6]				R1D7	RES_0402_R	[21C5]				R3B1	RES_0201_R	[24B4]									
A	M5E1	BRD_MOUNT_BRDMNT2	[12B6]				R1D8	RES_0402_R	[21C5]				R3B2	RES_0201_R	[24B3]									
	Q1A1	MOSFETN_SC70S_SC70S_R	[25C4]				R1D9	RES_0402_R	[21C4]				R3B3	RES_0402_R	[10B2]									
	Q1A2	MOSFETN_SC70S_SC70S_R	[25D6]				R1E1	RES_0402_R	[21B4]				R3B4	RES_0201_R	[24D3]									
	Q1A3	MOSFETN_SC70S_SC70S_R	[25C3]				R1E2	RES_0402_R	[21B5]				R3B5	RES_0201_R	[24D3]									
	Q1E1	MOSFETN_SC70S_SC70S_R	[21B5]				R1E3	RES_0402_R	[21B5]				R3B6	RES_0201_R	[8C3]									
	Q2D1	MOSFETN_SC70S_SC70S_R	[18A2]				R1E4	RES_0402_R	[17D3]				R3B7	RES_0201_R	[8C3]									
	Q2D2	MOSFETN_SC70S_SC70S_R	[18A3]				R1E5	RES_0402_R	[20B1]				R3C1	RES_0201_R	[5A6]									
	Q2D3	MOSFETN_SC70S_SC70S_R	[17C6]				R1E6	RES_0402_R	[20B3]				R3C2	RES_0201_R	[5A6]									
	Q3E1	MOSFETN_SC70S_SC70S_R	[16A2]				R1E7	RES_0402_R	[20C7]				R3C3	RES_0201_R	[8C3]									
	Q3E2	MOSFETP_DFN3X3_DFN3X3_R	[16A2]				R1E8	RES_0402_R	[20B7]				R3C4	RES_0201_R	[10A6]									
							R1E9	RES_0402_R	[20C3]				R3C5	RES_0201_R	[8C2]									
							R1E10	RES_0402_R	[20C2]				R3C6	RES_0201_R	[10B6]									
							R2A1	RES_0402_R	[18D6]				R3C7	RES_0402_R	[24A4]									
							R2A2	RES_0402_R	[18D5]				R3C8	RES_0402_R	[24A4]									
							R2A3	RES_0402_R	[18D5]				R3C9	RES_0402_R	[24A4]									
							R2A4	RES_0402_R	[9D3]				R3C10	RES_0402_R	[24A4]									
							R2A5	RES_0402_R	[9C3]				R3E1	RES_0402_R	[16A2]									
							R2A6	RES_0402_R	[9D2]				R3E2	RES_0402_R	[16A3]									
							R2A7	RES_0402_R	[9C2]				R3E3	RES_0402_R	[16A3]									
							R2A8	RES_0402_R	[9D3]				R3E4	RES_0402_R	[16A3]									
							R2A9	RES_0402_R	[9D2]				R3E5	RES_0402_R	[16B2]									
							R2A10	RES_0402_R	[9D2]				R3E6	RES_0402_R	[16B4]									
							R2A11	RES_0402_R	[9C2]				R4A1	RES_0402_R	[22B2]									
							R2A12	RES_0402_R	[9C2]				R4A2	RES_0402_R	[22B2]									
							R2B1	RES_0201_R	[24B3]				R4A3	RES_0402_R	[22B2]									
							R2B2	RES_0201_R	[24B3]				R4A4	RES_0402_R	[22A2]									
							R2B3	RES_0201_R	[26C6]				R4A5	RES_0603_R	[27D2]									
															NVI DIA			DOC NUMBER			REV		PAGE	
															CONFIDENTIAL			602-7R375-0000-D00			4. 02		46	

8			7			6			5			4			3			2			1				
D	R4A6	RES_0402_R	[31C3]			R5E9	RES_0402_R	[11A4]			R8B11	RES_0201_R	[10B7]			D				C					
	R4A7	RES_0603_R	[27D2]			R5E10	RES_0402_R	[30D5]			R8B12	RES_0201_R	[10C6]												
	R4A8	RES_0402_R	[27C3]			R5E11	RES_0201_R	[24D7]			R8B13	RES_0201_R	[8A7]												
	R4A9	RES_0402_R	[27C3]			R6B1	RES_0402_R	[25B4]			R8B14	RES_0201_R	[8A3]												
	R4A10	RES_0603_R	[27D2]			R6B2	RES_0402_R	[25B5]			R8B15	RES_0201_R	[8A6]												
	R4A11	RES_0402_R	[27D3]			R6B3	RES_0402_R	[27B7]			R8B16	RES_0201_R	[10B3]												
	R4A12	RES_0402_R	[27C3]			R6B4	RES_0402_R	[27A7]			R8B17	RES_0201_R	[10B3]												
	R4A13	RES_0402_R	[22A2]			R6B5	RES_0402_R	[29A7]			R8B18	RES_0201_R	[8B7]												
	R4B1	RES_0201_R	[6B3]			R6B6	RES_0402_R	[29A1]			R8B19	RES_0201_R	[4C2]												
	R4B2	RES_0201_R	[6B4]			R6B7	RES_0402_R	[27A7]			R8B20	RES_0201_R	[8A4]												
C	R4B3	RES_0402_R	[6B5]			R6B8	RES_0402_R	[28A2]			R8B21	RES_0201_R	[4C3]			A				A					
	R4B4	RES_0402_R	[6B5]			R6B9	RES_0402_R	[28B7]			R8B22	RES_0201_R	[8B7]												
	R4C1	RES_0402_R	[7B5]			R6C1	RES_0402_R	[28B3]			R8B23	RES_0201_R	[8A4]												
	R4D1	RES_0201_R	[23D6]			R6C2	RES_0402_R	[29B3]			R8C1	RES_0201_R	[4C2]												
	R4D2	RES_0402_R	[30C7]			R6C3	RES_0805_R	[29B4]			R8C2	RES_0201_R	[4C2]												
	R4E1	RES_0402_R	[31C7]			R6C4	RES_0402_R	[29B7]			R8C3	RES_0201_R	[8B3]												
	R4E2	RES_0402_R	[31C7]			R6C5	RES_0402_R	[28B7]			R8C4	RES_0201_R	[8A7]												
	R4E3	RES_0402_R	[24A6]			R6C6	RES_0402_R	[28C7]			R8C5	RES_0201_R	[11B4]												
	R4E4	RES_0402_R	[24A7]			R6C7	RES_0402_R	[28C5]			R8C6	RES_0201_R	[8A7]												
	R4E5	RES_0402_R	[24B7]			R6C8	RES_0402_R	[29B3]			R8C7	RES_0201_R	[11A4]												
B	R5A1	RES_0402_R	[22A2]			R6C9	RES_0402_R	[28C3]			R8C8	RES_0201_R	[11A4]												
	R5A2	RES_0402_R	[22A2]			R6C10	RES_0402_R	[29B3]			R9A1	RES_0402_R	[18D5]												
	R5A4	RES_0402_R	[22B3]			R6C11	RES_0402_R	[28C3]			R9B1	RES_0201_R	[24B3]												
	R5B1	RES_0402_R	[27B7]			R6C12	RES_0805_R	[28C4]			R9B2	RES_0201_R	[24B3]												
	R5B2	RES_0402_R	[27A7]			R6D1	RES_0603_R	[32C1]			R9B3	RES_0201_R	[24D2]												
	R5B3	RES_0402_R	[29A1]			R6D2	RES_0402_R	[31B5]			R9B4	RES_0201_R	[10B2]												
	R5B4	RES_0402_R	[29A6]			R6D3	RES_0402_R	[31A7]			R9B5	RES_0201_R	[24D3]												
	R5B5	RES_0402_R	[27A7]			R6D4	RES_0402_R	[31A7]			R9B6	RES_0201_R	[10B1]												
	R5B6	RES_0402_R	[28B6]			R6D5	RES_0402_R	[31B5]			R9B7	RES_0201_R	[9B4]												
	R5B7	RES_0402_R	[28B2]			R6D6	RES_0402_R	[31A5]			R9B8	RES_0201_R	[9C4]												
A	R5C1	RES_0402_R	[28C7]			R6D7	RES_0402_R	[32C2]			R9B9	RES_0201_R	[9B8]												
	R5C2	RES_0402_R	[29C7]			R6D8	RES_0402_R	[31C3]			R9B10	RES_0201_R	[9B8]												
	R5C3	RES_0402_R	[28C6]			R6D9	RES_0402_R	[31B2]			R9B11	RES_0201_R	[9B7]												
	R5C4	RES_0402_R	[27B6]			R6D10	RES_0402_R	[31B7]			R9B12	RES_0402_R	[8D8]												
	R5C5	RES_0603_R	[29C5]			R6D11	RES_0402_R	[31C5]			R9B13	RES_0201_R	[9B7]												
	R5C6	RES_0603_R	[28C5]			R6D12	RES_0402_R	[31C5]			R9C1	RES_0402_R	[8D8]												
	R5C7	RES_0402_R	[29B5]			R6E1	RES_0402_R	[33D6]			R9C2	RES_0201_R	[9A7]												
	R5C8	RES_0603_R	[27D4]			R6E2	RES_0402_R	[11A4]			R9C3	RES_0201_R	[9A7]												
	R5C9	RES_0402_R	[27D4]			R6E3	RES_0402_R	[11A2]			R9C4	RES_0201_R	[9A4]												
	R5C10	RES_0402_R	[27D4]			R7A1	RES_0201_R	[24D6]			R9C5	RES_0201_R	[9A7]												
A	R5C11	RES_1206_R	[27D4]			R7B1	RES_0201_R	[6B7]			R9C6	RES_0402_R	[9A3]												
	R5D1	RES_0402_R	[30B7]			R7B2	RES_0201_R	[6B8]			R9C7	RES_0201_R	[14A3]												
	R5D2	RES_0402_R	[30C6]			R7C1	RES_0201_R	[7B7]			R9C8	RES_0201_R	[14C6]												
	R5D3	RES_0402_R	[31A7]			R7C2	RES_0201_R	[7B7]			R9C9	RES_0201_R	[14C8]												
	R5D4	RES_0201_R	[31A2]			R7C3	RES_0201_R	[7B3]			R9C10	RES_0402_R	[18A6]												
	R5D5	RES_0402_R	[33C6]			R7C4	RES_0201_R	[7B3]			R9C11	RES_0402_R	[18A6]												
	R5D6	RES_0402_R	[31B4]			R7C5	RES_0402_R	[7B5]			R9D1	RES_0402_R	[18A4]												
R5D7	RES_0402_R	[32A5]			R8B1	RES_0201_R	[8A3]			R9D2	RES_0201_R	[16A6]													
R5D8	RES_0402_R	[31B5]			R8B2	RES_0201_R	[24B3]			R9D3	RES_0402_R	[19C5]													
R5E1	RES_0201_R	[31C5]			R8B3	RES_0201_R	[24B4]			R9D4	RES_0201_R	[16A6]													
R5E2	RES_0402_R	[33C6]			R8B4	RES_0402_R	[22C8]			R9D5	RES_0201_R	[16B6]													
R5E3	RES_0402_R	[33C6]			R8B5	RES_0402_R	[22D6]			R9D6	RES_0201_R	[16B6]													
R5E4	RES_0402_R	[33D7]			R8B6	RES_0402_R	[22D7]			R9D7	RES_0402_R	[17C7]													
R5E5	RES_0402_R	[33D7]			R8B7	RES_0402_R	[24D3]			R9D8	RES_0402_R	[17C5]													
R5E6	RES_0402_R	[11B4]			R8B8	RES_0201_R	[8A4]			R9D9	RES_0402_R	[15D2]													
R5E7	RES_0402_R	[11B2]			R8B9	RES_0402_R	[24D3]			R9D10	RES_0402_R	[15C3]													
R5E8	RES_0402_R	[11B2]			R8B10	RES_0201_R	[10B8]			R9D11	RES_0402_R														
															NVIDIA CONFIDENTIAL			DOC NUMBER [15C4] 602-7R375-0000-D00			REV 4.02		PAGE 47		
8			7			6			5			4			3			2			1				

8			7			6			5			4			3			2			1		
D	R9D12	RES_0402_R	[15C3]			T3B34	TEE_TEE	[4C7]			T4B3	TEE_TEE	[7D7]			C	B	A	D	C	B	A	
	R9D13	RES_0402_R	[15C3]			T3B35	TEE_TEE	[4B7]			T4B4	TEE_TEE	[6C7]										
	R9D14	RES_0402_R	[19B7]			T3B36	TEE_TEE	[4C7]			T4B5	TEE_TEE	[7C7]										
	R9E1	RES_0402_R	[15B5]			T3B37	TEE_TEE	[4B7]			T4B6	TEE_TEE	[6D7]										
	R9E2	RES_0402_R	[15B4]			T3B38	TEE_TEE	[4B7]			T4B7	TEE_TEE	[6D7]										
	R9E3	RES_0402_R	[15B4]			T3B39	TEE_TEE	[4A7]			T4B8	TEE_TEE	[6C7]										
	R9E4	RES_0402_R	[15B6]			T3B40	TEE_TEE	[4A7]			T4B9	TEE_TEE	[7B7]										
	R9E5	RES_0402_R	[17B3]			T3B41	TEE_TEE	[4B7]			T4B10	TEE_TEE	[6D7]										
	R9E6	RES_0402_R	[17B2]			T3B42	TEE_TEE	[4A7]			T4B11	TEE_TEE	[7C7]										
	R9E7	RES_0402_R	[17B1]			T3B43	TEE_TEE	[4B7]			T4B12	TEE_TEE	[6D7]										
R9E8	RES_0402_R	[17B2]			T3B44	TEE_TEE	[4B7]			T4B13	TEE_TEE	[6D7]											
R10B1	RES_0402_R	[13A5]			T3C1	TEE_TEE	[5C6]			T4B14	TEE_TEE	[6B7]											
R10B2	RES_0402_R	[13D4]			T3C2	TEE_TEE	[5C6]			T4B15	TEE_TEE	[7D7]											
R10B3	RES_0402_R	[13C5]			T3C3	TEE_TEE	[5B6]			T4B16	TEE_TEE	[7C7]											
R10C1	RES_0402_R	[13B5]			T3C4	TEE_TEE	[5B6]			T4B17	TEE_TEE	[6B7]											
R10E1	RES_0402_R	[17A3]			T3C5	TEE_TEE	[5B6]			T4B18	TEE_TEE	[4D5]											
R10E2	RES_0402_R	[20B7]			T3C6	TEE_TEE	[5B6]			T4B19	TEE_TEE	[6D7]											
R10E3	RES_0402_R	[20B6]			T3C7	TEE_TEE	[5C6]			T4B20	TEE_TEE	[6C7]											
R10E4	RES_0402_R	[20C2]			T3C8	TEE_TEE	[5C6]			T4B21	TEE_TEE	[6D7]											
R10E5	RES_0402_R	[20C3]			T3C9	TEE_TEE	[5C6]			T4B22	TEE_TEE	[6D7]											
RT5D1	THERMI STOR_0402_R	[31A2]			T3C10	TEE_TEE	[5A6]			T4B23	TEE_TEE	[6C7]											
SW4E1	BUTTON_6P_THI CK_UNI V	[24A8]			T3C11	TEE_TEE	[5C6]			T4B24	TEE_TEE	[4D5]											
SW5E1	BUTTON_6P_THI CK_UNI V	[24B8]			T3C12	TEE_TEE	[5C6]			T4B25	TEE_TEE	[6C7]											
SW5E2	BUTTON_6P_THI CK_UNI V	[24C8]			T3C13	TEE_TEE	[5C6]			T4B26	TEE_TEE	[6D7]											
T3B1	TEE_TEE	[4B7]			T3C14	TEE_TEE	[5B6]			T4B27	TEE_TEE	[7C7]											
T3B2	TEE_TEE	[4D7]			T3C15	TEE_TEE	[5A6]			T4B28	TEE_TEE	[6B7]											
T3B3	TEE_TEE	[4C7]			T3C16	TEE_TEE	[5A6]			T4B29	TEE_TEE	[7D7]											
T3B4	TEE_TEE	[4C7]			T3C17	TEE_TEE	[5B6]			T4B30	TEE_TEE	[6B7]											
T3B5	TEE_TEE	[4C7]			T3C18	TEE_TEE	[5A6]			T4B31	TEE_TEE	[6B7]											
T3B6	TEE_TEE	[4C7]			T3C19	TEE_TEE	[5B6]			T4B32	TEE_TEE	[4C5]											
T3B7	TEE_TEE	[4C7]			T3C20	TEE_TEE	[5B6]			T4B33	TEE_TEE	[4C5]											
T3B8	TEE_TEE	[4C7]			T3C21	TEE_TEE	[5B6]			T4C1	TEE_TEE	[4C5]											
T3B9	TEE_TEE	[4A7]			T3C22	TEE_TEE	[5C6]			T4C2	TEE_TEE	[4C5]											
T3B10	TEE_TEE	[4C7]			T3C23	TEE_TEE	[5B6]			T4C3	TEE_TEE	[4B5]											
T3B11	TEE_TEE	[4B7]			T3C24	TEE_TEE	[5A6]			T4C4	TEE_TEE	[4B5]											
T3B12	TEE_TEE	[4D7]			T3C25	TEE_TEE	[5C6]			T4C5	TEE_TEE	[4C5]											
T3B13	TEE_TEE	[4B7]			T3C26	TEE_TEE	[5C6]			T4C6	TEE_TEE	[4C5]											
T3B14	TEE_TEE	[4B7]			T3C27	TEE_TEE	[5A6]			T4C7	TEE_TEE	[4C5]											
T3B15	TEE_TEE	[4C7]			T3C28	TEE_TEE	[5B6]			T4C8	TEE_TEE	[4C5]											
T3B16	TEE_TEE	[4C7]			T3C29	TEE_TEE	[5C6]			T4C9	TEE_TEE	[4B5]											
T3B17	TEE_TEE	[4C7]			T3C30	TEE_TEE	[5A6]			T4C10	TEE_TEE	[4C5]											
T3B18	TEE_TEE	[4C7]			T3C31	TEE_TEE	[5B6]			T4C11	TEE_TEE	[4B5]											
T3B19	TEE_TEE	[4B7]			T3C32	TEE_TEE	[5A6]			T4C12	TEE_TEE	[4C5]											
T3B20	TEE_TEE	[4B7]			T3C33	TEE_TEE	[5B6]			T4C13	TEE_TEE	[4C5]											
T3B21	TEE_TEE	[4C7]			T3C34	TEE_TEE	[5B6]			T4C14	TEE_TEE	[4C5]											
T3B22	TEE_TEE	[4C7]			T3C35	TEE_TEE	[5C6]			T4C15	TEE_TEE	[4B5]											
T3B23	TEE_TEE	[4C7]			T3C36	TEE_TEE	[5C6]			T4C16	TEE_TEE	[4B5]											
T3B24	TEE_TEE	[4C7]			T3C37	TEE_TEE	[5B6]			T4C17	TEE_TEE	[4B5]											
T3B25	TEE_TEE	[4C7]			T3C38	TEE_TEE	[5B6]			T4C18	TEE_TEE	[4C5]											
T3B26	TEE_TEE	[4B7]			T3C39	TEE_TEE	[5B6]			T4C19	TEE_TEE	[7D7]											
T3B27	TEE_TEE	[4C7]			T3C40	TEE_TEE	[5A6]			T4C20	TEE_TEE	[7C7]											
T3B28	TEE_TEE	[4C7]			T3C41	TEE_TEE	[5B6]			T4C21	TEE_TEE	[7D7]											
T3B29	TEE_TEE	[4B7]			T3C42	TEE_TEE	[5A6]			T4C22	TEE_TEE	[7D7]											
T3B30	TEE_TEE	[4B7]			T3C43	TEE_TEE	[5B6]			T4C23	TEE_TEE	[7D7]											
T3B31	TEE_TEE	[4C7]			T3C44	TEE_TEE	[5B6]			T4C24	TEE_TEE	[6B7]											
T3B32	TEE_TEE	[4B7]			T4B1	TEE_TEE	[6D7]			T4C25	TEE_TEE	[6D7]											
T3B33	TEE_TEE	[4B7]			T4B2	TEE_TEE	[6D7]			T4C26	TEE_TEE	[7C7]											
←→																							
NVIDIA CONFIDENTIAL														DOC NUMBER [7C7] 602-7R375-0000-D00				REV 4.02		PAGE 48			
8			7			6			5			4			3			2			1		



D	T4C27	TEE_TEE	[7D7]	U5C1	U_SWREG_TPS51220_QFN32	[28B6]					
	T4C28	TEE_TEE	[7D7]	U5C1	U_SWREG_TPS51220_QFN32	[29B6]					
	T4C29	TEE_TEE	[7C7]	U5D1	SLG5NV1430V_TDFN-6_R	[30C6]					
	T4C30	TEE_TEE	[6C7]	U5D2	D_FLI P_FLOP_6PIN_SC70_6	[31A6]					
	T4C31	TEE_TEE	[4C5]	U6D1	AS3722_BGA	[31B4]					
	T4C32	TEE_TEE	[7D7]	U6D1	AS3722_BGA	[32C6]					
	T4C33	TEE_TEE	[7B7]	U6D1	AS3722_BGA	[33B5]					
	T4C34	TEE_TEE	[6C7]	U7B1	DDR3_X16_BGA100_2	[6C6]					
	T4C35	TEE_TEE	[7C7]	U7C1	DDR3_X16_BGA100_2	[7C2]					
	T4C36	TEE_TEE	[6C7]	U7D1	EMMC_BGA169_1	[23C5]					
C	T4C37	TEE_TEE	[7B7]	U7D2	AS3728_CSP	[35D6]					
	T4C38	TEE_TEE	[6D7]	U7D3	AS3728_CSP	[35A6]					
	T4C39	TEE_TEE	[7D7]	U7E1	AS3728_CSP	[35B6]					
	T4C40	TEE_TEE	[7D7]	U8D1	AS3728_CSP	[34D6]					
	T4C41	TEE_TEE	[6D7]	U8E1	AS3728_CSP	[34B6]					
	T4C42	TEE_TEE	[7C7]	U9E1	APL5910_SOP8P_R	[15B5]					
	T4C43	TEE_TEE	[4C5]	Y2C1	XTAL_HC49_R	[19A6]					
	T4C44	TEE_TEE	[6C7]	Y6D1	XTAL_CER_2P_R	[31B2]					
	T4C45	TEE_TEE	[7D7]	Y8B1	XTAL_SMD4P_R	[8A4]					
	T4C46	TEE_TEE	[7B7]								
B	T4C47	TEE_TEE	[7B7]								
	T4C48	TEE_TEE	[7D7]								
	T4C49	TEE_TEE	[7B7]								
	U1B1	SERI AL_RS232_3V3_TSSOP16_	[18C4]								
	U1B2	LEVEL_SHI FTER_2BI T_SSOP8_	[18C6]								
	U1B3	LEVEL_SHI FTER_2BI T_SSOP8_	[18B6]								
	U1B4	POWER_SW_SON7_R	[13A6]								
	U1C1	POWER_SW_SON8_R	[17B6]								
	U1D1	PCA9306_QFN8_R	[22C3]								
	U1E1	ALC5639_QFN48	[20B5]								
A	U2A1	EEPROM_2WI RE_8PI N_DFN08_R	[18D4]								
	U2A2	AS3728_CSP	[34A6]								
	U2C1	POWER_SW_BGA04_R	[30A7]								
	U2C2	TEMP_SENSOR_DFN08	[18A5]								
	U2D1	SLG5NV1430V_TDFN-6_R	[30A4]								
	U2D2	RTL8111GS_QFN-33_R	[19B5]								
	U2D3	POWER_SW_SOT23_5B_R	[17C7]								
	U3A1	EEPROM_SPI_8PI N_SOI C_R	[23A5]								
	U3C1	T124MI D_BGA	[4C6]								
	U3C1	T124MI D_BGA	[5B5]								
	U3C1	T124MI D_BGA	[8C5]								
	U3C1	T124MI D_BGA	[9C5]								
	U3C1	T124MI D_BGA	[10B5]								
	U3C1	T124MI D_BGA	[11C6]								
	U3C1	T124MI D_BGA	[12B3]								
	U3C1	T124MI D_BGA	[14C5]								
	U3E1	SLG5NV1430V_TDFN-6_R	[16B2]								
	U4A1	RST_MON_SOT23_6PI N_R	[22A5]								
	U4A3	RST_MON_SOT23_3_R	[22B5]								
	U4B1	DDR3_X16_BGA100_2	[6C2]								
							<div>?</div> <div>NVI DI A CONFIDENTI AL</div>				
							TITLE				
							?				
							DOC NUMBER	REV			
							602-7R375-0000-D00	4.02			
							PAGE				
							49				
8	7	6	5	4	3	2	1				