

1. Description

1.1. Project

Project Name	projet3A_le_bon
Board Name	custom
Generated with:	STM32CubeMX 6.12.1
Date	09/21/2024


1.2. MCU

MCU Series	STM32G4
MCU Line	STM32G4x1
MCU name	STM32G431CBUx
MCU Package	UFQFPN48
MCU Pin number	48

1.3. Core(s) information

Core(s)	ARM Cortex-M4

2. Pinout Configuration




3. Pins Configuration

Pin Number UFQFPN48	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
1	VBAT	Power		
2	PC13 *	I/O	GPIO_Output	
3	PC14-OSC32_IN *	I/O	GPIO_Output	
4	PC15-OSC32_OUT *	I/O	GPIO_Output	
5	PF0-OSC_IN	I/O	RCC_OSC_IN	
6	PF1-OSC_OUT	I/O	RCC_OSC_OUT	
8	PA0 *	I/O	GPIO_Output	DEV_EN
9	PA1 *	I/O	GPIO_Output	M_EN
10	PA2	I/O	USART2_TX	TX_LIDAR
11	PA3	I/O	USART2_RX	RX_LIDAR
13	PA5 *	I/O	GPIO_Output	CB_IN
14	PA6	I/O	ADC2_IN3	CB_OUT1
15	PA7	I/O	ADC2_IN4	CB_OUT2
16	PC4	I/O	ADC2_IN5	
17	PB0	I/O	ADC1_IN15	CB_OUT4
18	PB1 *	I/O	GPIO_Input	CHAT/SOURIS
21	VDDA	Power		
23	VDD	Power		
26	PB13	I/O	TIM1_CH1N	REV2
27	PB14	I/O	TIM1_CH2N	REV1
29	PC6	I/O	TIM3_CH1	ENCODER_A1
30	PA8	I/O	TIM1_CH1	FWD2
31	PA9	I/O	TIM1_CH2	FWD1
32	PA10	I/O	TIM1_CH3	M_SCTR_LIDAR
33	PA11	I/O	TIM4_CH1	ENCODER_A2
34	PA12	I/O	TIM4_CH2	ENCODER_B2
35	VDD	Power		
36	PA13	I/O	SYS_JTMS-SWDIO	
37	PA14	I/O	SYS_JTCK-SWCLK	
39	PC10	I/O	USART3_TX	SWD_TX
40	PC11	I/O	USART3_RX	SWD_RX
41	PB3	I/O	SYS_JTDO-SWO	
43	PB5	I/O	TIM3_CH2	ENCODER_B1
44	PB6 *	I/O	GPIO_Input	INT_ACCELERO
45	PB7	I/O	I2C1_SDA	
46	PB8-BOOT0	I/O	I2C1_SCL	

Pin Number UFQFPN48	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
48	VDD	Power		

^{*} The pin is affected with an I/O function

4. Clock Tree Configuration



1. Power Consumption Calculator report

1.1. Microcontroller Selection

Series	STM32G4
Line	STM32G4x1
мси	STM32G431CBUx
Datasheet	DS12589_Rev0

1.2. Parameter Selection

Temperature	25
Vdd	3.0

1.3. Battery Selection

Battery	Li-SOCL2(A3400)
Capacity	3400.0 mAh
Self Discharge	0.08 %/month
Nominal Voltage	3.6 V
Max Cont Current	100.0 mA
Max Pulse Current	200.0 mA
Cells in series	1
Cells in parallel	1


1.4. Sequence

Step	Step1	Step2
Mode	RUN	STOP1
Vdd	3.0	3.0
Voltage Source	Battery	Battery
Range	Range1-Boost	NoRange
Fetch Type	FLASH/ART	NA
CPU Frequency	170 MHz	0 Hz
Clock Configuration	HSE BYP PLL	ALL CLOCKS OFF
Clock Source Frequency	4 MHz	0 Hz
Peripherals		
Additional Cons.	0 mA	0 mA
Average Current	25.5 mA	59 μΑ
Duration	0.1 ms	0.9 ms
DMIPS	212.5	0.0
Ta Max	127.71	129.99
Category	In DS Table	In DS Table

1.5. Results

Sequence Time	1 ms	Average Current	2.6 mA
Battery Life	1 month, 23 days,	Average DMIPS	212.5 DMIPS
	22 hours		

1.6. Chart



2. Software Project

2.1. Project Settings

Name	Value
Project Name	projet3A_le_bon
Project Folder	F:\Projet_3A\projet3A_le_bon
Toolchain / IDE	STM32CubeIDE
Firmware Package Name and Version	STM32Cube FW_G4 V1.6.0
Application Structure	Advanced
Generate Under Root	Yes
Do not generate the main()	No
Minimum Heap Size	0x200
Minimum Stack Size	0x400

2.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	Yes
Backup previously generated files when re-generating	No
Keep User Code when re-generating	Yes
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	No
Enable Full Assert	No

2.3. Advanced Settings - Generated Function Calls

Rank	Function Name	Peripheral Instance Name	
1	SystemClock_Config	RCC	
2	MX_GPIO_Init	GPIO	
3	MX_ADC1_Init	ADC1	
4	MX_ADC2_Init	ADC2	
5	MX_I2C1_Init	I2C1	
6	MX_USART2_UART_Init	USART2	
7	MX_USART3_UART_Init	USART3	
8	MX_TIM1_Init	TIM1	
9	MX_TIM3_Init	TIM3	
10	MX_TIM4_Init	TIM4	

projet3A_le_bon Project
Configuration Report

3. Peripherals and Middlewares Configuration

3.1. ADC1 mode: IN15

3.1.1. Parameter Settings:

ADCs_Common_Settings:

Mode Independent mode

ADC_Settings:

Clock Prescaler Synchronous clock mode divided by 4

Resolution ADC 12-bit resolution

Data Alignment Right alignment

Gain Compensation

Scan Conversion Mode Disabled

End Of Conversion Selection End of single conversion

Low Power Auto WaitDisabledContinuous Conversion ModeDisabledDiscontinuous Conversion ModeDisabledDMA Continuous RequestsDisabled

Overrun behaviour Overrun data preserved

ADC_Regular_ConversionMode:

Enable Regular ConversionsEnableEnable Regular OversamplingDisableNumber Of Conversion1

External Trigger Conversion Source Regular Conversion launched by software

External Trigger Conversion Edge None Rank 1

Channel Channel 15
Sampling Time 2.5 Cycles
Offset Number No offset

ADC Injected ConversionMode:

Enable Injected Conversions Disable

Analog Watchdog 1:

Enable Analog WatchDog1 Mode false

Analog Watchdog 2:

Enable Analog WatchDog2 Mode false

Analog Watchdog 3:

Enable Analog WatchDog3 Mode false

3.2. ADC2

IN3: IN3 Single-ended IN4: IN4 Single-ended

mode: IN5

3.2.1. Parameter Settings:

ADCs_Common_Settings:

Mode Independent mode

ADC_Settings:

Clock Prescaler Synchronous clock mode divided by 4

Resolution ADC 12-bit resolution

Data Alignment Right alignment

Gain Compensation

Scan Conversion Mode Disabled

End Of Conversion Selection End of single conversion

Low Power Auto WaitDisabledContinuous Conversion ModeDisabledDiscontinuous Conversion ModeDisabledDMA Continuous RequestsDisabled

Overrun behaviour Overrun data preserved

ADC_Regular_ConversionMode:

Enable Regular Conversions Enable
Enable Regular Oversampling Disable
Number Of Conversion 1

External Trigger Conversion Source Regular Conversion launched by software

External Trigger Conversion Edge None Rank 1

Channel Channel 3
Sampling Time 2.5 Cycles
Offset Number No offset

ADC_Injected_ConversionMode:

Enable Injected Conversions Disable

Analog Watchdog 1:

Enable Analog WatchDog1 Mode false

Analog Watchdog 2:

Enable Analog WatchDog2 Mode false

Analog Watchdog 3:

Enable Analog WatchDog3 Mode false

3.3. I2C1

12C: 12C

3.3.1. Parameter Settings:

Timing configuration:

Custom Timing Disabled
I2C Speed Mode Standard Mode

I2C Speed Frequency (KHz)100Rise Time (ns)100Fall Time (ns)100Coefficient of Digital Filter0

Analog Filter Enabled

Timing **0x40B285C2** *

Slave Features:

Clock No Stretch Mode Disabled
General Call Address Detection Disabled
Primary Address Length selection 7-bit
Dual Address Acknowledged Disabled
Primary slave address 0

3.4. RCC

High Speed Clock (HSE): Crystal/Ceramic Resonator

3.4.1. Parameter Settings:

System Parameters:

VDD voltage (V) 3.3
Instruction Cache Enabled
Prefetch Buffer Disabled
Data Cache Enabled

Flash Latency(WS) 4 WS (5 CPU cycle)

RCC Parameters:

HSI Calibration Value (64

HSE Startup Timout Value (ms) 100

LSE Startup Timout Value (ms) 5000

Power Parameters:

Power Regulator Voltage Scale 1 boost

Peripherals Clock Configuration:

Generate the peripherals clock configuration TRUE

3.5. SYS

Debug: Trace Asynchronous Sw

Timebase Source: TIM6

mode: save power of non-active UCPD - deactive Dead Battery pull-up

3.6. TIM1

Channel1: PWM Generation CH1 CH1N Channel2: PWM Generation CH2 CH2N

Channel3: PWM Generation CH3

3.6.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 0
Counter Mode Up
Dithering Disable
Counter Period (AutoReload Register - 16 bits value) 65535
Internal Clock Division (CKD) No Division

Repetition Counter (RCR - 16 bits value) 0
auto-reload preload Disable

Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit)

Disable (Trigger input effect not delayed)

Trigger Event Selection TRGO Reset (UG bit from TIMx_EGR)

Trigger Event Selection TRGO2 Reset (UG bit from TIMx_EGR)

Break And Dead Time management - BRK Configuration:

BRK State Disable
BRK Polarity High
BRK Filter (4 bits value) 0

BRK Sources Configuration

Digital Input
COMP1
Disable
COMP2
Disable
COMP3
Disable
COMP4
Disable

Break And Dead Time management - BRK2 Configuration:

BRK2 State Disable

BRK2 Polarity High BRK2 Filter (4 bits value) 0

BRK2 Sources Configuration

Digital Input
 COMP1
 Disable
 COMP2
 Disable
 COMP3
 Disable
 COMP4
 Disable

Break And Dead Time management - Output Configuration:

Automatic Output State Disable Off State Selection for Run Mode (OSSR) Disable Disable Off State Selection for Idle Mode (OSSI) Off Lock Configuration DeadTime Preload Disable 0 **Dead Time** Asymmetrical DeadTime Disable Falling Dead Time 0

Clear Input:

Clear Input Source Disable

PWM Generation Channel 1 and 1N:

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable
Fast Mode Disable
CH Polarity High
CHN Polarity High
CH Idle State Reset
CHN Idle State Reset

PWM Generation Channel 2 and 2N:

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable
Fast Mode Disable
CH Polarity High
CHN Polarity High
CH Idle State Reset
CHN Idle State Reset

PWM Generation Channel 3:

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable
Fast Mode Disable

CH Polarity High CH Idle State Reset 3.7. TIM3 **Combined Channels: Encoder Mode** 3.7.1. Parameter Settings: **Counter Settings:** Prescaler (PSC - 16 bits value) 0 Counter Mode Up Dithering Disable Counter Period (AutoReload Register - 16 bits value) 65535 Internal Clock Division (CKD) No Division auto-reload preload Disable **Trigger Output (TRGO) Parameters:** Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed) Trigger Event Selection TRGO Reset (UG bit from TIMx_EGR) **Encoder:** Encoder Mode TI1 **Encoder Mode** Disable Slave Mode Preload Activation ____ Parameters for Channel 1 ___ Polarity Rising Edge Direct IC Selection Prescaler Division Ratio No division Input Filter 0 Parameters for Channel 2 ____ Rising Edge Polarity IC Selection Direct Prescaler Division Ratio No division Input Filter

3.8. TIM4

Combined Channels: Encoder Mode

3.8.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 0
Counter Mode Up

Disable Dithering 65535 Counter Period (AutoReload Register - 16 bits value) Internal Clock Division (CKD) No Division auto-reload preload Disable **Trigger Output (TRGO) Parameters:** Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed) Trigger Event Selection TRGO Reset (UG bit from TIMx_EGR) **Encoder: Encoder Mode Encoder Mode TI1** Slave Mode Preload Activation Disable _ Parameters for Channel 1 ____ Polarity Rising Edge IC Selection Direct Prescaler Division Ratio No division Input Filter Parameters for Channel 2 ____ Rising Edge Polarity IC Selection Direct Prescaler Division Ratio No division Input Filter 0

3.9. **USART2**

Mode: Asynchronous

3.9.1. Parameter Settings:

Basic Parameters:

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

Advanced Parameters:

Data Direction Receive and Transmit

Over Sampling 16 Samples
Single Sample Disable
ClockPrescaler 1
Fifo Mode Disable

Txfifo Threshold 1 eighth full configuration
Rxfifo Threshold 1 eighth full configuration

Advanced Features:

Auto Baudrate Disable

TX Pin Active Level Inversion

RX Pin Active Level Inversion

Disable

Data Inversion

Disable

TX and RX Pins Swapping

Overrun

Enable

DMA on RX Error

Enable

MSB First

Disable

3.10. USART3

Mode: Asynchronous

3.10.1. Parameter Settings:

Basic Parameters:

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

Advanced Parameters:

Data Direction Receive and Transmit

Over Sampling 16 Samples
Single Sample Disable
ClockPrescaler 1

Fifo Mode Disable

Txfifo Threshold 1 eighth full configuration
Rxfifo Threshold 1 eighth full configuration

Advanced Features:

Auto Baudrate Disable TX Pin Active Level Inversion Disable **RX Pin Active Level Inversion** Disable **Data Inversion** Disable Disable TX and RX Pins Swapping Overrun Enable DMA on RX Error Enable MSB First Disable

3.11. FREERTOS

Interface: CMSIS V2

3.11.1. Config parameters:

API:

FreeRTOS API CMSIS v2

Versions:

FreeRTOS version 10.3.1 CMSIS-RTOS version 2.00

MPU/FPU:

ENABLE_MPU Disabled
ENABLE_FPU Disabled

Kernel settings:

USE_PREEMPTION Enabled

CPU_CLOCK_HZ SystemCoreClock

TICK_RATE_HZ 1000 MAX_PRIORITIES 56 MINIMAL_STACK_SIZE 128 MAX_TASK_NAME_LEN 16 Disabled USE_16_BIT_TICKS IDLE_SHOULD_YIELD Enabled USE_MUTEXES Enabled Enabled USE_RECURSIVE_MUTEXES USE_COUNTING_SEMAPHORES Enabled QUEUE_REGISTRY_SIZE Disabled USE_APPLICATION_TASK_TAG ENABLE_BACKWARD_COMPATIBILITY Enabled USE_PORT_OPTIMISED_TASK_SELECTION Disabled Disabled USE_TICKLESS_IDLE USE_TASK_NOTIFICATIONS Enabled RECORD_STACK_HIGH_ADDRESS Disabled

Memory management settings:

Memory Allocation Dynamic / Static

TOTAL_HEAP_SIZE 3072

Memory Management scheme heap_4

Hook function related definitions:

USE_IDLE_HOOK Disabled

USE_TICK_HOOK Disabled

USE_MALLOC_FAILED_HOOK Disabled

USE_DAEMON_TASK_STARTUP_HOOK Disabled

CHECK_FOR_STACK_OVERFLOW Disabled

Run time and task stats gathering related definitions:

GENERATE_RUN_TIME_STATS Disabled

USE_TRACE_FACILITY Enabled USE_STATS_FORMATTING_FUNCTIONS Disabled

Co-routine related definitions:

USE_CO_ROUTINES Disabled

MAX_CO_ROUTINE_PRIORITIES 2

Software timer definitions:

USE_TIMERS Enabled
TIMER_TASK_PRIORITY 2
TIMER_QUEUE_LENGTH 10
TIMER_TASK_STACK_DEPTH 256

Interrupt nesting behaviour configuration:

LIBRARY_LOWEST_INTERRUPT_PRIORITY 15
LIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY 5

Added with 10.2.1 support:

MESSAGE_BUFFER_LENGTH_TYPE size_t
USE_POSIX_ERRNO Disabled

CMSIS-RTOS V2 flags:

USE_OS2_THREAD_SUSPEND_RESUME Enabled
USE_OS2_THREAD_ENUMERATE Enabled
USE_OS2_EVENTFLAGS_FROM_ISR Enabled
USE_OS2_THREAD_FLAGS Enabled
USE_OS2_TIMER Enabled
USE_OS2_MUTEX Enabled

3.11.2. Include parameters:

Include definitions:

vTaskPrioritySet Enabled uxTaskPriorityGet Enabled vTaskDelete Enabled vTaskCleanUpResources Disabled Enabled vTaskSuspend vTaskDelayUntil Enabled Enabled vTaskDelay xTaskGetSchedulerState Enabled xTaskResumeFromISR Enabled xQueueGetMutexHolder Enabled Disabled xSemaphoreGetMutexHolder pcTaskGetTaskName Disabled uxTaskGetStackHighWaterMark Enabled xTaskGetCurrentTaskHandleEnabled

eTaskGetState Enabled
xEventGroupSetBitFromISR Disabled
xTimerPendFunctionCall Enabled
xTaskAbortDelay Disabled
xTaskGetHandle Disabled
uxTaskGetStackHighWaterMark2 Disabled

3.11.3. Advanced settings:

Newlib settings (see parameter description first):

USE_NEWLIB_REENTRANT Enabled *

Project settings (see parameter description first):

Use FW pack heap file Enabled

^{*} User modified value

4. System Configuration

4.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
ADC1	PB0	ADC1_IN15	Analog mode	No pull-up and no pull-down	n/a	CB_OUT4
ADC2	PA6	ADC2_IN3	Analog mode	No pull-up and no pull-down	n/a	CB_OUT1
	PA7	ADC2_IN4	Analog mode	No pull-up and no pull-down	n/a	CB_OUT2
	PC4	ADC2_IN5	Analog mode	No pull-up and no pull-down	n/a	
I2C1	PB7	I2C1_SDA	Alternate Function Open Drain	No pull-up and no pull-down	Low	
	PB8-BOOT0	I2C1_SCL	Alternate Function Open Drain	No pull-up and no pull-down	Low	
RCC	PF0-OSC_IN	RCC_OSC_IN	n/a	n/a	n/a	
	PF1- OSC_OUT	RCC_OSC_OUT	n/a	n/a	n/a	
SYS	PA13	SYS_JTMS- SWDIO	n/a	n/a	n/a	
	PA14	SYS_JTCK- SWCLK	n/a	n/a	n/a	
	PB3	SYS_JTDO- SWO	n/a	n/a	n/a	
TIM1	PB13	TIM1_CH1N	Alternate Function Push Pull	No pull-up and no pull-down	Low	REV2
	PB14	TIM1_CH2N	Alternate Function Push Pull	No pull-up and no pull-down	Low	REV1
	PA8	TIM1_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	FWD2
	PA9	TIM1_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	FWD1
	PA10	TIM1_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	M_SCTR_LIDAR
TIM3	PC6	TIM3_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	ENCODER_A1
	PB5	TIM3_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	ENCODER_B1
TIM4	PA11	TIM4_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	ENCODER_A2
	PA12	TIM4_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	ENCODER_B2
USART2	PA2	USART2_TX	Alternate Function Push Pull	No pull-up and no pull-down	Low	TX_LIDAR
	PA3	USART2_RX	Alternate Function Push Pull	No pull-up and no pull-down	Low	RX_LIDAR
USART3	PC10	USART3_TX	Alternate Function Push Pull	No pull-up and no pull-down	Low	SWD_TX
	PC11	USART3_RX	Alternate Function Push Pull	No pull-up and no pull-down	Low	SWD_RX
GPIO	PC13	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PC14- OSC32_IN	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PC15- OSC32_OU T	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PA0	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	DEV_EN
	PA1	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	M_EN

IP	Pin	Signal	GPIO mode	GPIO pull/up pull	Max Speed	User Label
	PA5	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	CB_IN
	PB1	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	CHAT/SOURIS
	PB6	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	INT_ACCELERO

4.2. DMA configuration

nothing configured in DMA service

4.3. NVIC configuration

4.3.1. NVIC

Interrupt Table	Enable	Droopmotion Priority	SubDriority			
Interrupt Table	Enable	Preenmption Priority	SubPriority			
Non maskable interrupt	true	0	0			
Hard fault interrupt	true	0	0			
Memory management fault	true	0	0			
Prefetch fault, memory access fault	true	0	0			
Undefined instruction or illegal state	true	0	0			
System service call via SWI instruction	true	0	0			
Debug monitor	true	0	0			
Pendable request for system service	true	15	0			
System tick timer	true	15	0			
TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts	true	15	0			
PVD/PVM1/PVM2/PVM3/PVM4 interrupts through EXTI lines 16/38/39/40/41		unused				
Flash global interrupt		unused	sed			
RCC global interrupt		unused				
ADC1 and ADC2 global interrupt		unused				
TIM1 break interrupt and TIM15 global interrupt	unused					
TIM1 update interrupt and TIM16 global interrupt	unused					
TIM1 trigger and commutation interrupts and TIM17 global interrupt	unused					
TIM1 capture compare interrupt	unused					
TIM3 global interrupt	unused					
TIM4 global interrupt		unused	sed			
I2C1 event interrupt / I2C1 wake-up interrupt through EXTI line 23	unused					
I2C1 error interrupt		unused				
USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26	unused					
USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28	unused					
FPU global interrupt		unused				

4.3.2. NVIC Code generation

Enabled interrupt Table	Select for init	Generate IRQ	Call HAL handler
	sequence ordering	handler	
Non maskable interrupt	false	true	false
Hard fault interrupt	false	true	false

Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
	sequence ordening	Haridiei	
Memory management fault	false	true	false
Prefetch fault, memory access fault	false	true	false
Undefined instruction or illegal state	false	true	false
System service call via SWI instruction	false	false	false
Debug monitor	false	true	false
Pendable request for system service	false	false	false
System tick timer	false	false	true
TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts	false	true	true

^{*} User modified value

5. System Views

5.1. Category view

5.1.1. Current



6. Docs & Resources

Type Link