

Baylor University

Department of
Electrical and Computer Engineering

ELC 5311 (graduates), 4396(undergrad)
Advanced Digital Logic Laboratories

Keith Schubert
Associate Professor
Department of Electrical and Computer Engineering
Baylor University

Contents

1	Basys 2 Programming	3
1.1	Passthrough	3
1.2	Making a Counter for the Seven Segment Display	5

Lab 1

Basys 2 Programming

1.1 Passthrough

We are going to begin with a simple project to turn on LEDs when the switch under them is on. There are eight switches (called sw<7> ... sw<0>), and eight LEDs (called Led<7> ... Led<0>). Our first easy part will be to assign the LEDs to be identical to the switches, see Code 1.1.

Listing 1.1: Verilog code for pass-through

```
'timescale 1ns / 1ps
module pass_through_simple(
    input  [7:0] sw,
    output [7:0] Led
);

assign Led=sw;

endmodule
```

This code simply passes the switches through to the LEDs, but it demonstrates the **assign** statement, which is one of our basic ways of designing combinational circuits. The other important thing is to have a user constraints file (UCF). An example is below.

Listing 1.2: User Constraints File

```
# This file is a general .ucf for Basys2 rev C board
# To use it in a project:
# - remove or comment the lines corresponding to unused pins
# - rename the used signals according to the project

# clock pin for Basys2 Board
NET "mclk" LOC = "B8"; # Bank = 0, Signal name = MCLK
#NET "uclk" LOC = "M6"; # Bank = 2, Signal name = UCLK
NET "mclk" CLOCK_DEDICATED_ROUTE = FALSE;
#NET "uclk" CLOCK_DEDICATED_ROUTE = FALSE;

# Pin assignment for EppCtl
# Connected to Basys2 onBoard USB controller
#NET "EppAstb" LOC = "F2"; # Bank = 3
```

```

#NET "EppDstb" LOC = "F1"; # Bank = 3
#NET "EppWR"      LOC = "C2"; # Bank = 3

#NET "EppWait" LOC = "D2"; # Bank = 3

#NET "EppDB<0>" LOC = "N2"; # Bank = 2
#NET "EppDB<1>" LOC = "M2"; # Bank = 2
#NET "EppDB<2>" LOC = "M1"; # Bank = 3
#NET "EppDB<3>" LOC = "L1"; # Bank = 3
#NET "EppDB<4>" LOC = "L2"; # Bank = 3
#NET "EppDB<5>" LOC = "H2"; # Bank = 3
#NET "EppDB<6>" LOC = "H1"; # Bank = 3
#NET "EppDB<7>" LOC = "H3"; # Bank = 3

# Pin assignment for DispCtl
# Connected to Basys2 onBoard 7seg display
NET "seg<0>" LOC = "L14"; # Bank = 1, Signal name = CA
NET "seg<1>" LOC = "H12"; # Bank = 1, Signal name = CB
NET "seg<2>" LOC = "N14"; # Bank = 1, Signal name = CC
NET "seg<3>" LOC = "N11"; # Bank = 2, Signal name = CD
NET "seg<4>" LOC = "P12"; # Bank = 2, Signal name = CE
NET "seg<5>" LOC = "L13"; # Bank = 1, Signal name = CF
NET "seg<6>" LOC = "M12"; # Bank = 1, Signal name = CG
NET "dp" LOC = "N13"; # Bank = 1, Signal name = DP

NET "an<3>" LOC = "K14"; # Bank = 1, Signal name = AN3
NET "an<2>" LOC = "M13"; # Bank = 1, Signal name = AN2
NET "an<1>" LOC = "J12"; # Bank = 1, Signal name = AN1
NET "an<0>" LOC = "F12"; # Bank = 1, Signal name = AN0

# Pin assignment for LEDs
NET "Led<7>" LOC = "G1"; # Bank = 3, Signal name = LD7
NET "Led<6>" LOC = "P4"; # Bank = 2, Signal name = LD6
NET "Led<5>" LOC = "N4"; # Bank = 2, Signal name = LD5
NET "Led<4>" LOC = "N5"; # Bank = 2, Signal name = LD4
NET "Led<3>" LOC = "P6"; # Bank = 2, Signal name = LD3
NET "Led<2>" LOC = "P7"; # Bank = 3, Signal name = LD2
NET "Led<1>" LOC = "M11"; # Bank = 2, Signal name = LD1
NET "Led<0>" LOC = "M5"; # Bank = 2, Signal name = LD0

# Pin assignment for SWs
NET "sw<7>" LOC = "N3"; # Bank = 2, Signal name = SW7
NET "sw<6>" LOC = "E2"; # Bank = 3, Signal name = SW6
NET "sw<5>" LOC = "F3"; # Bank = 3, Signal name = SW5
NET "sw<4>" LOC = "G3"; # Bank = 3, Signal name = SW4
NET "sw<3>" LOC = "B4"; # Bank = 3, Signal name = SW3
NET "sw<2>" LOC = "K3"; # Bank = 3, Signal name = SW2
NET "sw<1>" LOC = "L3"; # Bank = 3, Signal name = SW1
NET "sw<0>" LOC = "P11"; # Bank = 2, Signal name = SW0

```

```

#NET "btn<3>" LOC = "A7"; # Bank = 1, Signal name = BTN3
#NET "btn<2>" LOC = "M4"; # Bank = 0, Signal name = BTN2
#NET "btn<1>" LOC = "C11"; # Bank = 2, Signal name = BTN1
NET "btn" LOC = "G12"; # Bank = 0, Signal name = BTN0

# Loop back/demo signals
# Pin assignment for PS2
#NET "PS2C" LOC = "B1" | DRIVE = 2 | PULLUP ; # Bank = 3, Signal name = PS2C
#NET "PS2D" LOC = "C3" | DRIVE = 2 | PULLUP ; # Bank = 3, Signal name = PS2D

# Pin assignment for VGA
#NET "HSYNC" LOC = "J14" | DRIVE = 2 | PULLUP ; # Bank = 1, Signal name = HSYNC
#NET "VSYNC" LOC = "K13" | DRIVE = 2 | PULLUP ; # Bank = 1, Signal name = VSYNC

#NET "OutRed<2>" LOC = "F13" | DRIVE = 2 | PULLUP ; # Bank = 1, Signal name = RED2
#NET "OutRed<1>" LOC = "D13" | DRIVE = 2 | PULLUP ; # Bank = 1, Signal name = RED1
#NET "OutRed<0>" LOC = "C14" | DRIVE = 2 | PULLUP ; # Bank = 1, Signal name = RED0
#NET "OutGreen<2>" LOC = "G14" | DRIVE = 2 | PULLUP ; # Bank = 1, Signal name = GRN2
#NET "OutGreen<1>" LOC = "G13" | DRIVE = 2 | PULLUP ; # Bank = 1, Signal name = GRN1
#NET "OutGreen<0>" LOC = "F14" | DRIVE = 2 | PULLUP ; # Bank = 1, Signal name = GRN0
#NET "OutBlue<2>" LOC = "J13" | DRIVE = 2 | PULLUP ; # Bank = 1, Signal name = BLU2
#NET "OutBlue<1>" LOC = "H13" | DRIVE = 2 | PULLUP ; # Bank = 1, Signal name = BLU1

# Loop Back only tested signals
#NET "PIO<72>" LOC = "B2" | DRIVE = 2 | PULLUP ; # Bank = 1, Signal name = JA1
#NET "PIO<73>" LOC = "A3" | DRIVE = 2 | PULLUP ; # Bank = 1, Signal name = JA2
#NET "PIO<74>" LOC = "J3" | DRIVE = 2 | PULLUP ; # Bank = 1, Signal name = JA3
#NET "PIO<75>" LOC = "B5" | DRIVE = 2 | PULLUP ; # Bank = 1, Signal name = JA4

#NET "PIO<76>" LOC = "C6" | DRIVE = 2 | PULLUP ; # Bank = 1, Signal name = JB1
#NET "PIO<77>" LOC = "B6" | DRIVE = 2 | PULLUP ; # Bank = 1, Signal name = JB2
#NET "PIO<78>" LOC = "C5" | DRIVE = 2 | PULLUP ; # Bank = 1, Signal name = JB3
#NET "PIO<79>" LOC = "B7" | DRIVE = 2 | PULLUP ; # Bank = 1, Signal name = JB4

#NET "PIO<80>" LOC = "A9" | DRIVE = 2 | PULLUP ; # Bank = 1, Signal name = JC1
#NET "PIO<81>" LOC = "B9" | DRIVE = 2 | PULLUP ; # Bank = 1, Signal name = JC2
#NET "PIO<82>" LOC = "A10" | DRIVE = 2 | PULLUP ; # Bank = 1, Signal name = JC3
#NET "PIO<83>" LOC = "C9" | DRIVE = 2 | PULLUP ; # Bank = 1, Signal name = JC4

#NET "PIO<84>" LOC = "C12" | DRIVE = 2 | PULLUP ; # Bank = 1, Signal name = JD1
#NET "PIO<85>" LOC = "A13" | DRIVE = 2 | PULLUP ; # Bank = 2, Signal name = JD2
#NET "PIO<86>" LOC = "C13" | DRIVE = 2 | PULLUP ; # Bank = 1, Signal name = JD3
#NET "PIO<87>" LOC = "D12" | DRIVE = 2 | PULLUP ; # Bank = 2, Signal name = JD4

```

1.2 Making a Counter for the Seven Segment Display

Now we want to drive the seven segment display. All the cathodes of the LEDs in the same position are hooked together. So for example, all four of the top LEDs' cathodes are hooked together, as are all the cathodes of the upper right, and so on. The top LED is called A or seg{0}, the letters and numbers proceed

clockwise, and the middle segment is G or seg(6). Each digit also has a decimal point, which is called dp, and their cathodes are also connected. The FPGA does sink the current in this case (*Why can it sink what it couldn't source?*), so a zero turns the LED on if the anode was also sourced.

To drive the seven segment display we will then need to convert from a 4 bit binary number to the seven segment display cathode pattern. We will leave the decimal point off. This can be seen in Code 1.3.

Listing 1.3: Verilog code for converting 4 bit binary to sseg.

```

'timescale 1ns / 1ps
module sseg_driver(
    input [3:0] num,
    output reg [0:6] sseg ,
    output dp
);
    assign dp = 1;

    always@* begin
        case(num)
            0:      sseg <= 7'b0000001;
            1:      sseg <= 7'b1001111;
            2:      sseg <= 7'b0010010;
            3:      sseg <= 7'b0000110;
            4:      sseg <= 7'b1001100;
            5:      sseg <= 7'b0100100;
            6:      sseg <= 7'b0000010;
            7:      sseg <= 7'b0001111;
            8:      sseg <= 7'b0000000;
            9:      sseg <= 7'b0001100;
            10:     sseg <= 7'b0001000;
            11:     sseg <= 7'b1100000;
            12:     sseg <= 7'b0110001;
            13:     sseg <= 7'b1000010;
            14:     sseg <= 7'b0110000;
            default: sseg <= 7'b0111000;
        endcase

    end
endmodule

```

All the anodes for a digit are hooked together, so since there are four digits there are four anode lines (called an(3) ... an(0)). The output of the fpga is not strong enough to supply all the current for the LEDs, so a pnp transistor is used to switch power (*Why does a pnp switch power better, and an npn switch ground better?*). This means a zero, is needed to turn the pnp on and a 1 will turn it off.

This slicing allows control of 32 LEDs with 12 wires and one fourth can be on simultaneously. Since each LED will be off three fourths of the time, we need to switch them faster than the eye can see, and since the diode's pn junction holds charge for a bit (discharges like a capacitor, why?) and thus continues to glow, and the eye continues to see light for a bit. The Basys 2 board has a 50MHz clock, so we need to count to about a million, which is 20 bits. We thus need a counter that can count to whatever number fo bits we want.

Listing 1.4: Verilog code for counting a parameterized number of bits.

```

'timescale 1ns / 1ps

```



```

module counter#(
    parameter BITS=20
)(
    input clk ,
    input reset ,
    output reg [BITS-1:0] count
);
    initial
        count <=0;

    always @(posedge(clk), posedge(reset))
        if(reset)
            count <= 0;
        else
            count <= count+1;

endmodule

```

To show this off, we will have a slow count displaying, with say a count around a second or so. This is about 50, which is close enough to 6 bits for our use. We will thus first make a 26 bit counter, triggering the rotation of the anodes off bits 18 and 19, and the next count off bit 25. We will thus make one more counter, this time with 16 bits so we can drive all four segments. We just need to change our top level module and ucf to reflect this.

Listing 1.5: Verilog code for pass through and sseg counter.

```

'timescale 1ns / 1ps
module pass_through(
    input [7:0] sw,
    input mclk,
    input btn,
    output [7:0] Led,
    output [0:6] seg,
    output dp,
    output [3:0] an
);
    wire [3:0] count2;
    wire [15:0] count1;
    wire [25:0] count0;

assign Led=sw;

sseg_driver my_sseg_conv(
    .num(count2),
    .sseg(seg),
    .dp(dp)
);

counter #(26) my_timer(
    .clk(mclk),
    .reset(0),
    .count(count0)

```

```
    );  
  
    counter #(16) my_count(  
        .clk(count0[25]),  
        .reset(btn),  
        .count(count1)  
    );  
  
    assign count2= count0[19]?  
        count0[18]?count1[15:12]:count1[11:8] :  
        count0[18]?count1[7:4]:count1[3:0];  
  
    assign an      = count0[19]?  
        count0[18]?4'b0111:4'b1011 :  
        count0[18]?4'b1101:4'b1110;  
  
endmodule
```
