



#### LEGv8 Reference Data

(10) If neither is operand a NaN and Value1 == Value2, FLAGS = 4'b0110; If neither is operand a NaN and Value1 < Value2, FLAGS = 4'b0100; If neither is operand a NaN and Value1 > Value2, FLAGS = 4'b0010; If an operand is a Nan, operands are unordered

## ARITHMETIC CORE INSTRUCTION SET

AKITIMETIC COKE	HOIN	CLIO	II SEI		0
			OPCODE/		
NAME, MNEMON	IC.	FOR- MAT	SHAMT (Hex)	OPERATION (in Verilog)	Notes
Floating-point ADD Single	FADDS	R	0F1 / 0A	S[Rd] = S[Rn] + S[Rm]	110103
Floating-point ADD Double	FADDD	R	0F3 / 0A	D[Rd] = D[Rn] + D[Rm]	
Floating-point CoMPare Single	FCMPS	R	0F3 / 0A 0F1 / 08	$FLAGS = (S[Rn] \times S[Rm])$	(1,10)
Floating-point CoMPare Double	FCMPD	R	0F3 / 08	FLAGS = (D[Rn] vs D[Rm])	(1,10)
Floating-point DIVide Single	FDIVS	R	0F1 / 06	S[Rd] = S[Rn] / S[Rm]	
Floating-point DIVide Double	FDIVD	R	0F3 / 06	D[Rd] = D[Rn] / D[Rm]	
Floating-point MULtiply Single	FMULS	R	0F1 / 02	S[Rd] = S[Rn] * S[Rm]	
Floating-point MULtiply Double	FMULD	R	0F3 / 02	D[Rd] = D[Rn] * D[Rm]	
Floating-point SUBtract Single	FSUBS	R	0F1 / 0E	S[RdJ = S[Rn] - S[Rm]	
Floating-point SUBtract Double	FSUBD	R	0F3 / 0E	D[Rd] = D[Rn] - D[Rm]	
LoaD Single floating-point	LDURS	R	7C2	S[Rt] = M[R[Rn] + DTAddr]	(5)
LoaD Double floating-point	LDURD	R	7C0	D[Rt] = M[R[Rn] + DTAddr]	(5)
MULtiply	MUL	R	4D8 / 1F	R[Rd] = (R[Rn] * R[Rm]) (63:0)	
Signed DIVide	SDIV	R	4D6 / 02	R[Rd] = R[Rn] / R[Rm]	
Signed MULtiply High	SMULH	R	4DA	R[Rd] = (R[Rn] * R[Rm]) (127:64)	
STore Single floating-point	STURS	R	7E2	M[R[Rn] + DTAddr] = S[Rt]	(5)
STore Double floating-point	STURD	R	7E0	M[R[Rn] + DTAddr] = D[Rt]	(5)
Unsigned DIVide	UDIV	R	4D6 / 03	R[Rd] = R[Rn] / R[Rm]	(8)
Unsigned MULtiply High	UMULH	R	4DE	R[Rd] = (R[Rn] * R[Rm]) (127:64)	(8)

2

### CORE INSTRUCTION FORMATS

К	opcode		Rm	shamt		Rn		Rd	
	31	21 20	16 1	5	10 9	)	5 4		0
I	opcode		ALU_in	mediate		Rn		Rd	
	31	22 21			10 9	)	5 4		0
D	opcode		DT_ade	dress	ор	Rn		Rt	
	31	21 20		12	11 10 9	)	5 4		0
В	opcode			BR ac	ldress				
	31 26 25			- 10					0
CB	Opcode		COND	BR_addre	ss			Rt	
	31 24 23						5 4		0
IW	opcode			MOV_imn	nediate			Rd	
	31	21.20					5.4		0

## PSEUDOINSTRUCTION SET

NAME	MINEMONIC	OPERATION
CoMPare	CMP	FLAGS = R[Rn] - R[Rm]
CoMPare Immediate	CMPI	FLAGS = R[Rn] - ALUImm
LoaD Address	LDA	R[Rd] = R[Rn] + DTAddr
MOVe	MOV	R[Rd] = R[Rn]

## REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVED ACROSS A CALLS
X0 - X7	0-7	Arguments / Results	No
X8	8	Indirect result location register	No
X9 – X15	9-15	Temporaries	No
X16 (IP0)	16	May be used by linker as a scratch register; other times used as temporary register	No
X17 (IP1)	17	May be used by linker as a scratch register; other times used as temporary register	No
X18	18	Platform register for platform independent code; otherwise a temporary register	No
X19-X27	19-27	Saved	Yes
X28 (SP)	28	Stack Pointer	Yes
X29 (FP)	29	Frame Pointer	Yes
X30 (LR)	30	Return Address	Yes
XZR	31	The Constant Value 0	N.A.

CORE INSTRUCTION SET in Alphabetical Order by Mnemonic									
VI. 1 (C. 1 (C. 1))	tovito.		OPCODE (9		Notes				
NAME, MNEM		MAT	(Hex)	OPERATION (in Verilog)					
ADD Immediate	ADDI ADDI	R I	458 488-489	R[Rd] = R[Rn] + R[Rm] $R[Rd] = R[Rn] + ALUI$	(2.0)				
ADD Immediate &		1	400-409	R[Rd] = R[Rn] + ALUImm R[Rd], FLAGS = R[Rn] +	(2,9)				
Set flags	ADDIS	I	588-589	ALUImm	(1,2,9)				
ADD & Set flags	ADDS	R	558	R[Rd], $FLAGS = R[Rn] + R[Rm]$	(1)				
AND	AND	R	450	R[Rd] = R[Rn] & R[Rm]					
AND Immediate	ANDI	I	490-491	R[Rd] = R[Rn] & ALUImm	(2,9)				
AND Immediate & Set flags	ANDIS	I	790-791	R[Rd], $FLAGS = R[Rn]$ & $ALUImm$	(1,2,9)				
AND & Set flags	ANDS	R	750	R[Rd], $FLAGS = R[Rn] & R[Rm]$	(1)				
Branch	В	В	0A0-0BF	PC = PC + BranchAddr	(3,9)				
Branch conditionally	B.cond	CB	2A0-2A7	if(FLAGS==cond) PC = PC + CondBranchAddr	(4,9)				
Branch with Link	BL	В	4A0-4BF	R[30] = PC + 4; PC = PC + BranchAddr	(3,9)				
Branch to Register	BR	R	6B0	PC = R[Rt]					
Compare & Branch				if(R[Rt]!=0)					
if Not Zero	CBNZ	СВ	5A8-5AF	PC = PC + CondBranchAddr	(4,9)				
Compare & Branch	CBZ	CB	5A0-5A7	if(R[Rt]==0)	(4,9)				
if Zero				PC = PC + CondBranchAddr	( .,- )				
Exclusive OR	EOR	R	650	$R[Rd] = R[Rn] ^ R[Rm]$					
Exclusive OR Immediate	EORI	I	690-691	$R[Rd] = R[Rn] \wedge ALUImm$	(2,9)				
LoaD Register Unscaled offset	LDUR	D	7C2	R[Rt] = M[R[Rn] + DTAddr]	(5)				
LoaD Byte Unscaled offset	LDURB	D	1C2	$R[Rt] = \{56'b0, M[R[Rn] + DTAddr](7:0)\}$	(5)				
LoaD Half Unscaled offset	LDURH	D	3C2	R[Rt]={48°b0, M[R[Rn] + DTAddr] (15:0)}	(5)				
LoaD Signed Word Unscaled offset	LDURSW	D	5C4	R[Rt] ={ 32{ M[R[Rn] + DTAddr] [31]}, M[R[Rn] + DTAddr] (31:0)}	(5)				
LoaD eXclusive Register	LDXR	D	642	R[Rd] = M[R[Rn] + DTAddr]	(5,7)				
Logical Shift Left	LSL	R	69B	$R[Rd] = R[Rn] \ll shamt$					
Logical Shift Right		R	69A	R[Rd] = R[Rn] >>> shamt					
MOVe wide with Keep	MOVK	IM	794-797	R[Rd] (Instruction[22:21]*16: Instruction[22:21]*16-15) = MOVImm	(6,9)				
MOVe wide with	MOVZ	IM	694-697	$R[Rd] = \{ MOVImm \le$	(6,9)				
Zero				(Instruction[22:21]*16) }	(0,7)				
Inclusive OR	ORR	R	550	$R[Rd] = R[Rn] \mid R[Rm]$					
Inclusive OR Immediate	ORRI	I	590-591	$R[Rd] = R[Rn] \mid ALUImm$	(2,9)				
STore Register Unscaled offset	STUR	D	7C0	M[R[Rn] + DTAddr] = R[Rt]	(5)				
STore Byte Unscaled offset	STURB	D	1C0	M[R[Rn] + DTAddr](7:0) = $R[Rt](7:0)$	(5)				
STore Half Unscaled offset	STURH	D	3C0	M[R[Rn] + DTAddr](15:0) = R[Rt](15:0)	(5)				
STore Word Unscaled offset	STURW	D	5C0	M[R[Rn] + DTAddr](31:0) = R[Rt](31:0)	(5)				
STore eXclusive Register	STXR	D	640	M[R[Rn] + DTAddr] = R[Rt]; R[Rm] = (atomic) ? 0 : 1	(5,7)				
SUBtract	SUB	R	658	R[Rd] = R[Rn] - R[Rm]					
SUBtract Immediate	SUBI	I	688-689	R[Rd] = R[Rn] - ALUImm	(2,9)				
SUBtract Immediate & Set flags	SUBIS	I	788-789	R[Rd], $FLAGS = R[Rn] - ALUImm$	(1,2,9)				
SUBtract & Set	SUBS	R	758	R[Rd], $FLAGS = R[Rn] - R[Rm]$	(1)				
flags									
<ol> <li>FLAGS are</li> </ol>	- condition	codes s	ci by the AL	U operation: Negative, Zero, oVerflow	, carry				

- (4) (5)
- (6) (7) (8)
- FLAGS are 4 condition codes set by the ALU operation: Negative, Zero, oVerflow, Carry ALUImm = { 52'b0, ALU\_immediate }
  BranchAddr = { 36{BR\_address [25]}, BR\_address, 2'b0 }
  CondBranchAddr = { 43{COND\_BR\_address [25]}, COND\_BR\_address, 2'b0 }
  DTAddr = { 55{DT\_address [8]}, DT\_address }
  MOVImm = { 48'b0, MOV\_immediate }
  Atomic test&set pair; R[Rm] = 0 if pair atomic, 1 if not atomic
  Operands considered unsigned numbers (vs. 2's complement)
  Since I, B, and CB instruction formats have opcodes narrower than 11 bits, they occupy a range of 11-bit opcodes (9) range of 11-bit opcodes

## OPCODES IN NUMERICAL ORDER BY OPCODE

_		-		

Instruc	tion	Or	ocode	Shamt	11-bit O Range	
Mnemonic	Format	Width (bits)	Binary	Binary	Start (Hex)	
В	В	6	000101	25111011	0A0	0BF
FMULS	R	11	00011110001	000010	0F	1
FDIVS	R	11	00011110001	000110	0F	
FCMPS	R	11	00011110001	001000	0F	1
FADDS	R	11	00011110001	001010	0F	
FSUBS	R	11	00011110001	001110	0F	
FMULD	R	11	00011110011	000010	0F:	
FDIVD	R	11	00011110011	000110	0F:	200
FCMPD	R	11	00011110011	001000	0F	
FADDD	R	11	00011110011	001010	0F:	
FSUBD	R	11	00011110011	001110	0F:	
STURB	D	11	00111000000	001110	1C	
LDURB	D	11	00111000010		1C:	
B.cond	CB	8	01010100		2A0	2A7
STURH	D	11	01111000000		3C	
LDURH	D	11	01111000000		3C:	
AND	R	11	10001010000		450	
ADD	R	11	10001010000		458	
	I	10	10010101000		488	489
ADDI	I	10	1001000100		490	491
ANDI	-	2007	The state of the s		2.50.00	491 4BF
BL	В	6	100101	000010	4A0	
SDIV	R	11	10011010110	000010	4D-	
UDIV	R	11	10011010110	000011	4D	
MUL	R	11	10011011000	011111	4D	
SMULH	R	11	10011011010		4DA	
UMULH	R	11	10011011110		4DE	
ORR	R		11 10101010000		550	
ADDS	R	11	10101011000		558	
ADDIS	I	10	1011000100		588	589
ORRI	I	10	1011001000		590	591
CBZ	CB	8	10110100		5A0	5A7
CBNZ	CB	8	10110101		5A8	5AF
STURW	D	11	10111000000		5C	
LDURSW	D	11	10111000100		5C-	4
STURS	R	11	101111100000		5E	
LDURS	R	11	101111100010		5E:	
STXR	D	11	11001000000		640	)
LDXR	D	11	11001000010		642	2
EOR	R	11	11001010000		650	)
SUB	R	11	11001011000		658	3
SUBI	I	10	1101000100		688	689
EORI	I	10	1101001000		690	691
MOVZ	IM	9	110100101		694	697
LSR	R	11	11010011010		69/	
LSL	R	11	11010011011		691	3
BR	R	11	11010110000		6B	
ANDS	R	11	11101010000		750	
SUBS	R	11	11101011000		758	
SUBIS	I	10	1111000100		788	789
ANDIS	I			790	791	
MOVK	IM	9	111100101		794	797
STUR	D	11	11111000000		7C	
LDUR	D	11	11111000000		7C:	
STURD	R	11	111111000010		7E0	
LDURD	R	11	11111100000		7E:	
LDURD	K and CD	11	11111100010		/E.	

Since I, B, and CB instruction formats have opcodes narrower than 11 bits, they
occupy a range of 11-bit opcodes, e.g., the 6-bit B format occupies 32 (2<sup>5</sup>) 11-bit
opcodes.

# IEEE 754 FLOATING-POINT STANDARD




(-1)<sup>s</sup> × (1 + Fraction) × 2<sup>(Exponent - Bias)</sup> where Single Precision Bias = 127, Double Precision Bias = 1023

IEEE 754 Symbols							
Exponent	Fraction	Object					
0	0	± 0					
0	$\neq 0$	± Denorm					
1 to MAX - 1	anything	± F1. Pt. Num.					
MAX	0	± ∞					
MAX	<i>≠</i> 0	NaN					

IEEE Single Precision and Double Precision Formats:

ie i	reci	sion i	ormats:	S.P. $MAX = 255$ , D.P. $MA$	X = 2047
Г	S		Exponent	Fraction	
	31	30	23	3 22	0
	S		Exponent	Fraction	
	63	62		52 51	0



### DATA ALIGNMENT

Double Word								
	Wo	ord			W	ord		
Half	word	Halfword		Half	Halfword		Halfword	
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte	
	1	2	3	4	5	6	7	

Value of three least significant bits of byte address (Big Endian)

### **EXCEPTION SYNDROME REGISTER (ESR)**

0.000	Exception Instruction Class (EC) Length (IL)			Instruction Specific Syndrome field (ISS)	
31	26	25	24		0

## EXCEPTION CLASS

EC	Class	Cause of Exception	Number	Name	Cause of Exception
0	Unknown	Unknown	34	PC	Misaligned PC exception
7	SIMD	SIMD/FP registers disabled	36	Data	Data Abort
14	FPE	Illegal Execution State	40	FPE	Floating-point exception
17	Sys	Supervisor Call Exception	52	WPT	Data Breakpoint exception
32	Instr	Instruction Abort	56	BKPT	SW Breakpoint Exception

### SIZE PREFIXES AND SYMBOLS

SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL
$10^{3}$	Kilo-	K	$2^{10}$	Kibi-	Ki
$10^{6}$	Mega-	M	$2^{20}$	Mebi-	Mi
$10^{9}$	Giga-	G	$2^{30}$	Gibi-	Gi
1012	Tera-	T	$2^{40}$	Tebi-	Ti
$10^{15}$	Peta-	P	2 <sup>50</sup>	Pebi-	Pi
$10^{18}$	Exa-	Е	2 <sup>60</sup>	Exbi-	Ei
$10^{21}$	Zetta-	Z	2 <sup>70</sup>	Zebi-	Zi
$10^{24}$	Yotta-	Y	280	Yobi-	Yi
$10^{-3}$	milli-	m	10-15	femto-	f
10 <sup>-6</sup>	micro-	μ	10 <sup>-18</sup>	atto-	a
10-9	nano-	n	10-21	zepto-	Z
10-12	pico-	р	10-24	yocto-	у