

Address lines = n ✓

How many registers are there in memory chip?

→ 2^n ✓

Assume that each register can store 8-bit of data.

→ Memory size = no of registers × Size of each register

$$= 2^n \times m$$

$$= (2^n \times 8) \text{ bits}$$

$$1 \text{ byte} = 8 \text{ bits.}$$

$$= 2^n \text{ bytes.}$$

Q A memory system of size 16 Kbytes is required to be designed using memory chips having 12 address lines and 4 data lines each. How many such memory chips are required?

Ans.:

$$\text{Number of memory chips required} = \frac{\text{Required memory size in bits}}{\text{One memory chip size in bits}}$$

$$\text{Required memory size} = 16 \text{ Kbytes} = (16 \times 8) \text{ bits}$$

$$\text{One memory chip size} = (2^{12} \times 4) \text{ bits}$$

→ if data lines = 4 that means each register can send or receive 4 bit data

$$\text{No of memory chips} = \frac{16 \times 8}{2^{12} \times 4} = \frac{16 \times 1024 \times 8}{4096 \times 4} = 8$$

→ 8 memory chips each having 12 address lines and 4 data lines are required to design 16 Kbyte memory system.

Q Three memory chips are of size 1KB, 2KB and 4KB. Their address bus is 10 bits wide. What are the size of data bus for each memory chips?

Ans.:

$$\text{Size of memory} = \text{No. of registers} \times \text{Size of each register}$$

$$= 2^n \times \text{Size of data bus (bits)}$$

$$n \rightarrow \text{Size of address bus (bits)}$$

For 1KB memory chip: $n=10$; Size of memory = 1 Kbytes = $1 \times 1024 \times 8$ bits

$$1 \times 1024 \times 8 = 2^{10} \times \text{Size of data bus}$$

$$\text{Size of data bus} = 8 \text{ bits.}$$

For 2KB memory chip: $n=10$; Size of memory = 2 Kbytes = $2 \times 1024 \times 8$ bits

$$2 \times 1024 \times 8 = 2^{10} \times \text{Size of data bus}$$

$$\text{Size of data bus} = 16 \text{ bits.}$$

For 4KB memory chip: Size of data bus = 32 bits.

Q For a microprocessor based system, how many memory chips are required if each chip is having 10 address lines and 8 data lines. The μp has 20 address lines.

Ans.:

$$\text{The maximum memory addressing capability of given } \mu p = 2^{\text{Address lines}}$$

$$= 2^{20}$$

$$= 1 \text{ MBytes}$$

$$\text{Required memory size} = (1 \times 1024 \times 1024 \times 8) \text{ bits}$$

$$\text{Given memory chip size} = 2^{\text{Address lines}} \times \text{data lines}$$

$$= (2^{10} \times 8) \text{ bits.}$$

$$\text{Memory chips required} = \frac{1 \times 1024 \times 1024 \times 8}{2^{10} \times 8}$$


$$\begin{aligned} 1K &= 1024 \\ 1M &= 1024 \times 1024 \\ 1G &= 1024 \times 1024 \times 1024 \\ 1T &= 1024 \times 1024 \times 1024 \times 1024 \end{aligned}$$

CACHE MEMORY

→ Small high speed memory which is between μp and main memory (RAM)



RAM → SPEED ↑
COST ↑↑↑



SPEED ↑↑↑
Size ↓

SPEED ↓
Size ↑↑↑

Overall Cost.
(manageable).

$\mu p \rightarrow$ Registers \rightarrow GPR. \rightarrow CACHE \rightarrow Main memory (RAM) \rightarrow Secondary memory (Hard disk)