

28/10/2021

MICROPROCESSOR


DMA Signal :-

HOLD ; HLDA

Signal indicate μp that DMA wishes to use address and data line for data transfer.

DMA \rightarrow Direct Memory Access

For example : For data transfer from one memory location to other memory location




Such transfer of data would be done through 8085 μp .

\rightarrow DMA is IC that can free μp from such data transfer.


\rightarrow How DMA is going to do this?

* DMA will use μp data and address lines.

After getting the request from DMA through HOLD signal for data and address bus, μp after finishing its current operation, will provide the control of its address and data bus to DMA by raising H LDA (Hold acknowledgement) Signal.



- ① 8085 will send address 0010H to memory.
- ② 8085 will send \overline{RD} signal.
- ③ memory will send the data A2 to μp using data bus.
- ④ 8085 will send address 0110H to memory.
- ⑤ 8085 will send \overline{WR} signal
- ⑥ Data bus $\rightarrow m$



Reset Signals

RESET IN → is used to reset the $\mu p.$. On reset the value of PC register becomes 0000H. Also, the buses goes into tri-state (high Impedance) Z (disconnected).

Active low

RESET OUT :- This is active high signal which indicates that the $\mu p.$ has been reset. Used to reset other device with $\mu p.$

Interrupt Signals :-

What is Interrupt in μp ?

↳ Due to certain condition, the normal processing of μp needs to be stopped to address the arisen condition. This is referred as interrupt.

INTERRUPT CAN OCCUR IN TWO WAYS :-

- ① HARDWARE ② SOFTWARE

In 8085, Interrupt due to hardware :-

RST 5.5, RST 6.5, RST 7.5, INTR,
TRAP

RST \rightarrow Restart

TRAP \rightarrow use in emergency power failure.

\downarrow

highest
priority

$\{ \overline{INTA} = \text{INTERRUPT ACKNOWLEDGMENT} \}$

INSTRUCTION CYCLE :

The fetch, decode and execution of a single instruction is referred as one instruction cycle.

