

24/11/2021

## 8085 INTERRUPT

Hardware  
Interrupt

↓  
Pins of 8085  
↓  
5 pins dedicated for  
5 h/w interrupt.

- TRAP
- RST 7.5
- RST 6.5
- RST 5.5
- INTR

Software  
Interrupt.

↓  
Invoked using  
instruction

↓  
RST  
INSTRUCTION

↓  
8 restart.

↓  
RST 0

RST 1

RST 2

RST 3

RST 4

RST 5

RST 6

RST 7

VECTOR ADDRESS

↓  
Address predefined  
using internal ckt of  
μp

# Vectored Interrupt of 8085 with their vector address.

## Hardware Vectored Interrupts.

TRAP  $\rightarrow$  0024H.

RST 7.5  $\rightarrow$  003CH

RST 6.5  $\rightarrow$  0034H

RST 5.5  $\rightarrow$  002EH.

## Software Vectored Interrupts.

RST 0  $\rightarrow$  0000H.

RST 1  $\rightarrow$  0008H

RST 2  $\rightarrow$  0010H

RST 3  $\rightarrow$  0018H

RST 4  $\rightarrow$  0020H

RST 5  $\rightarrow$  0028H

RST 6  $\rightarrow$  0030H

RST 7  $\rightarrow$  0038H.

INTR  $\rightarrow$  is a NON-VECTORED INTERRUPT.  
 $\rightarrow$  How the address for its ISR is determined?

$\downarrow$   
Address of INTR is determined using external circuit.

## MASKABLE INTERRUPT.

$\downarrow$   
RST 7.5 ; RST 6.5  
RST 5.5 ; INTR

## NON MASKABLE INTERRUPT.

$\downarrow$   
TRAP

EI  $\rightarrow$  Enable Interrupt.

DI  $\rightarrow$  Disable Interrupt.



OVERALL INTERRUPT.

If EI is given.



Interrupt facility is enabled.



TRAP is non-maskable.

BUT the remaining.

RST 7.5      RST 6.5

RST 5.5      INTR.

Can be masked individually

SIM  $\rightarrow$  Set interrupt mask.

$\hookrightarrow$  use this to mask individual interrupts.

Interrupt type.	Trigger type	Priority	Maskable	Vector address.
TRAP	Edge/Level	1 <sup>st</sup> (H)	NO	0024H
RST 7.5	Edge	2 <sup>nd</sup>	Yes	003CH
RST 6.5	Level	3 <sup>rd</sup>	Yes	0034H
RST 5.5	Level	4 <sup>th</sup>	Yes	002CH
INTR	Level	5 <sup>th</sup> (L)	Yes	Generate externally