ADDRESSING MODES OF 8085

- The different ways that a micropance sson can access data through an instruction is suffermed to as Addressing Modes.
 - -> The 8085 µb has 5 Addressing Modes: 1. Immediate Addressing Mode
 - 2. Register Addressing Mode
 - 3. Disect Addressing Mode
 - 4. Indiaect Addressing Mode
 - 5. Implied Addressing Mode
 - -> Immediate Addressing Mode : 8 ag 16 bit data can be specified as a part of inst suction. The instauctions having cis letter fall under this category.

- For Example :- O MI A, ZHH
 - 2 LXI H, 2040H
 - 3 ADI 24H
- -> Register Addressing Mode : Source operand, destination operand or born are contained in 8085 internal register. The name of gegister is specified in the instauction.

FOR Example : O MOV A, B 3 ADD B

(3) Dissect Addressing Mode -> Specifies 16 bit address of the operand which is stored in memory dissectly in the instauction.

Fog example : O LDA 2000H

16-bit address of memory from where data has to be copied to accomulator.

2) LHLD 3000H 16-bit addless of memory.

Findi sect Addressing Mode > The 16-bit memosy address where the operand is stored is specified through contents of siegister pair.

For example : O MOV A o M

M means memory
but the address
of memory is
indicated by
HL register pair

2 LDAX B

BC register pair is indusery specifying address of memory where operand is present.

Traplied Addressing Mode > NO operand is specified in the instanction.

The operand on which operation has to be performed is hidden in the operate its beginned is hidden in the operate itself.

For example: ① CMA

opcode is complement of contents

realing about of accumulators.

realing hence

dara hence

no operand specified.

needs to be specified.

Q RAL 3 RLC 4 XCHG

- a Specify the addressing mode for each of the following 8085 instravortion.
- (i) SBB (M) -> Indispect Addressing mode.
- (ii) INR B -> Register Addressing mode.
- Uii) INX D -> Register Addressing mode.
- (iv) DAA -> Implied Addressing mode.
- (1) DAD D -> Register Addressing mode.

BRANCHING INSTRUCTION -> Contail the Sequence of execution of the Barogaram.

- (1) Jump Instruction -> Unconditional.
- The syntax of th
- 2000H: MVI A; OOH.

 2 byte Instanction.

 2002H: ADI OIH.

 2 byte instanction.

 2004H: Tmp 2002H

 3 byte instanction.

MVI A, OOH.

Repeat o ADI OIH.

TMP Repeat. Address.

HLT.