



Computer Organization and Architecture

Unit - I

The term data refers to factual information used for analysis or reasoning.

Information is a collection of facts or data that is communicated.

The data types found in registers of digital computers may be classified as being one of the following categories:-

- 1) Numbers used in arithmetic computations
- 2) Letters of the alphabet used in data processing
- 3) Other discrete symbols used for specific purposes.

Decimal to Binary No :- $(15)_{10} = \begin{array}{r} 15 \\ 2 \end{array} \mid \begin{array}{r} 1 & 1 \\ 7 & 1 \\ 3 & 1 \\ 1 & 1 \\ 0 \end{array} \quad = (1111)_2$

(b) $(15.375)_{10} \Rightarrow 0.375 \times 2 = 0.750 \quad 0 \quad | \quad = (111.011)_2$

$$\begin{array}{r} 0.750 \\ 0.75 \times 2 = 1.5 \quad 1 \\ 0.5 \times 2 = 1 \quad 1 \end{array}$$

Binary to decimal no. :- $(11.001001)_2$

$$\begin{aligned} &= 2^0 \times 1 + 2^1 \times 1 + 0 \times 2^2 + 0 \times 2^3 + 1 \times 2^{-3} + 0 \times 2^4 + 0 \times 2^5 + 1 \times 2^{-6} \\ &= 1 + 2 + \frac{1}{8} + \frac{1}{64} = \frac{3 + 9}{64} = 3.15 \end{aligned}$$

Octal to decimal no. :- $(123.75)_8$

$$1 \times 8^2 + 2 \times 8^1 + 3 \times 8^0 + 7 \times 8^{-1} + 5 \times 8^{-2} = 3 + 16 + 64 + \frac{7}{8} + \frac{5}{64}$$



Decimal to Octal :- $(83)_{10}$

at. off. 8 division starts showing 8	8 83 - 3 \rightarrow 83 = 1027
at. off. 8 division starts showing 8	8 1. 1027 - 8 \rightarrow 1027 = 1001
at. off. 8 division starts showing 8	8 0. 1001 - 0 \rightarrow 1001 = 1001

Binary to Octal :- $(1011010100)_2$

$$\begin{array}{cccc} & \underline{001} & \underline{011} & \underline{010} & \underline{100} \\ 1011010100_2 & \quad 1 & \quad 0 & \quad 3 & \quad 2 & \quad 4 \\ & \quad 0 & \quad 1 & \quad 0 & \quad 1 & \quad 0 \end{array} = (1324)_8$$

Binary to Hex :- $(10110100)_2$

$$\begin{array}{cccc} & \underline{0010} & \underline{1101} & \underline{0100} \\ 10110100_2 & \quad 2 & \quad 13 & \quad 4 \\ & \quad 0 & \quad 0 & \quad 0 \end{array} = (2B4)_{16}$$

Hex to Binary :- $(2B4)_{16}$

$$\begin{array}{cccc} & \underline{0010} & \underline{0101} & \underline{0100} \\ 2B4_{16} & \quad 16^2 & \quad 16^1 & \quad 16^0 \\ & \quad 0 & \quad 0 & \quad 0 \end{array} = (0010110100)_2$$

Binary Coded Decimal (BCD) :-

all! Decimal no. BCD.

0000 0

0001 1

0010 2

0011 3

0100 4

0101 5

0110 6

0111 7

1000 8

1001 9

1010 10

1011 11

1100 12

1101 13

1110 14

1111 15



Alphanumeric Representation - An alphanumeric character set is a set of elements that includes the 10 decimal digits, the 26 letters of the alphabet and a number of special characters, such as \$, +, and =.

<u>Character</u>	<u>Binary Code</u>	<u>Character</u>	<u>Binary Code</u>
A	100 0001	0	011 0000
B	100 0010	1	011 0001
C	100 0011	2	011 0010
D	100 0100	3	011 0011
E	100 0101	4	011 0100
F	100 0110	5	011 0101
G	100 0111	6	011 0110
H	100 1000	7	011 0111
I	100 1001	8	011 1000
J	100 1010	9	011 1001
K	100 1011	(Space)	010 1000
L	100 1100	-	010 1110
M	100 1101	(010 1000
N	100 1110)	010 1001
O	100 1111	+	010 1011
P	101 0000	\$	010 0100
Q	101 0001	*	010 1010
R	101 0010	-	010 1101
S	101 001001	/	010 1111
T	101 001000	>	010 1100
U	101 001001	=	011 1101
V	101 001010		
W	101 001011		
X	101 0011 1000		
Y	101 1001		
Z	101 1010		

Complements (o's and $(n-1)$'s)

$g_1 = 10$	$10's$	$g_1's$	$(g_1-1)'s$
$g_2 = 8$	$8's$	$g_2's$	$(g_2-1)'s$
$g_3 = 2$	$2's$	$g_3's$	$(g_3-1)'s$

9's complement = $g^n - N$

where $g_1 = \text{base}$

$$(g_i - 1)'s \text{ complement} = g_i^n - N - 1$$

$$\text{No. of digits in } N = \lfloor \log_{10} N \rfloor + 1$$

$$\text{eg (a)} \quad (-7)_{10} \quad \text{1's} = 10 - 7 = 3 \\ \text{g's} = 10 - 7 - 1 = 2$$

$$(b) (56)_{10} \quad 10^3's = (10)^3 - 56 = 100 - 56 = 44.$$

$$g's = (16)^2 - 56 + 1 = 100 - 56 - 1 = 43$$

$\Rightarrow (g_i - 1)^s$ Complement = $g_i^n - N - 1$ und es ist kein Glied mehr null.

$(\sigma_i - i)^s$ Complement + 1 = $\sigma_i^n - N_{ij}$ Left adjoin with σ_i class.

$$(\alpha_1 - 1)^3 \text{ complement} + 1 = \alpha_1 \text{ 's complement}$$

~~eg H₂-O (H₂O)₂~~

$$\begin{array}{r} \text{l's} = \\ \hline -1101 \\ \hline 0010 \end{array}$$



e.g. $(563)_8$

$$7\text{'s complement} = \begin{array}{r} 777 \\ - 563 \\ \hline 214 \end{array}$$

$$8\text{'s complement} = 2^8 + 1 = 255$$

Fixed-Point representation :-

- Positive integers, including zero, can be represented as unsigned numbers.
- To represent negative integers, we need a notation for negative values.
- It is customary to represent the sign with a bit placed in the left-most position of the number.
- The sign bit equal to 0 for positive and 1 for negative.

• Integer representation :-

- For positive integer binary numbers, the sign is represented by 0 and magnitude by a positive binary number.
- When the number is negative, the sign is represented by 1 but the rest of the number may be represented in any of three possible ways:-

- Signed-magnitude representation .. $\stackrel{\text{eg}}{(24)}_{10} \rightarrow 0001110$
- Signed-1's complement .. $\rightarrow 1110001$
- Signed-2's .. $\rightarrow 1111010$

• Arithmetic Addition :-

• Arithmetic Subtraction :-



• Decimal Fixed Point Representation :-


- A four bit decimal code requires four flip flops for each decimal digit. The representation of 4385 in BCD requires 16 flip-flops, four flip flops for each digit.
- Whereas 4385 in binary uses 13 bits only.
- By representing numbers in decimal we are wasting a considerable amount of storage.
- Also the circuits required to perform arithmetic in decimal are more complex.
- The sign of a decimal number is usually represented by four bits to conform with the 4-bit code of the decimal digits. It is necessary to designate a plus with four 0's and a minus with the BCD equivalent to 9, which is 1001.
- eg $(+375) = (0000 \ 0011 \ 0111 \ 0101)_{BCD}$
 $(-240) = (1001 \ 0010 \ 0000 \ 0000)_{BCD} (11 \ 00 \ -1)$

• Floating Point Representation :-

It has three parts :- (a) Mantissa, (b) Base (c) Exponent

Number	Mantissa	Base	Exponent
3×10^6	3	10	6×10^6
110×2^8	110	2	8
6132.784	6132.784	10	-3

We use IEEE 754 floating point number representation



(b) Double precision format

03 62

$$\text{Representation} = (1-N)_2 \times 2^{E-1023}$$

Sign	Exponent	Mantissa
1 bit	11 bits	52 bits

52 51 0

Q Represent $(1259.125)_{10}$ in single and double precision format

Step 1: Convert decimal number to binary number

$$(1259.125)_{10} = (10011101011.001)_2$$

Step 2: Normalize the number to find mantissa and exponent

$$(10011101011.001)_2 \rightarrow (1.0011101011001)_2 \times 2^{10}$$

$$\underline{(1.0011101011001)_2} \times 2^{10} \quad \text{N}$$

Step 3 Single precision format

$$(1-N)_2 \times 2^{E-127}$$

$$(1.0011101011001)_2 \times 2^{10}$$

$$E - 127 = 10$$

$$\boxed{E=137} \quad \therefore E = (10001001)_2$$

31

30

23 22

0

0	(1)	10001001	00111010110010
1 bit	8 bit	23 bit	



Step-4 :- Double precision format
 $(1-N)_2 E-1023$

$$1.0011101011001 \times 2^{10-2}$$

$$E-1023 = 10$$

$$E=1023 = (10000001001)_{20000}$$

G3	11100	1010	052 51 0	0100	0P
0.	10000001001	11	00111001100100--00--00--	6	
1bit	11bit	0010	52-bit	P	
00111	00101	11010	1010	2	

Gray Codes :- Another example of non-weighted codes. It has a special feature that only one bit changes each time, the decimal no. is incremented.

	Binary	Gray	
0	0 0 0 1 0	0 0 0 0 0	• Decimal no. is incremented.
1	0 0 0 0 1	0 0 0 0 1	Binary to Gray :-
2	0 0 1 0	0 0 1 1	$B_3 \oplus B_2 \quad B_2 \oplus B_1 \quad B_1 \oplus B_0 \quad G_3 = B_3$
3	0 0 1 1	0 1 0 0	$G_2 = B_3 \oplus B_2 \quad G_1 = B_2 \oplus B_1 \quad G_0 = B_1 \oplus B_0$
4	0 1 0 0	0 1 0 1	
5	0 1 0 1	0 1 1 1	
6	0 1 1 0	0 1 1 0	
7	0 1 1 1	0 1 1 0	
8	1 0 0 0	1 1 0 0	
9	1 0 0 1	1 1 0 1	Gray to Binary :-
10	1 0 1 0	1 1 1 1	$G_3 \oplus G_2 \quad G_2 \oplus G_1 \quad G_1 \oplus G_0 \quad B_3 = G_3 \oplus A$
11	1 0 1 1	1 1 1 0	$B_2 = G_2 \oplus B_3 \quad B_1 = G_1 \oplus B_2 \quad B_0 = G_0 \oplus B_1$
12	1 1 0 0	1 0 1 0	
13	1 1 0 1	1 0 1 1	
14	1 1 1 0	1 0 0 1	
15	1 1 1 1	0 0 0 0	



Other Decimal Codes :-

Decimal digit	BCD	2-4-2-1	Excess-3	Excess-3 Gray
0	0000	0 0 100	0011	0010
1	0001	0 0 01	0100	0110
2	0010	0 0 10	0101	0111
3	0011	0 0 11	0010 0001	0101
4	0100	0 1 00	1011	0100
5	0101	1 0 11	1000	1100
6	0110	1 1 00	1001	1101
7	0111	1 1 101	1010	1111
8	1000	11100	0101	0110
9	1001	11110	1100	1010

→ Two codes have a self complementing property which means that the 9's complement of a decimal number, when represented in one of these codes, is easily obtained by changing 1's to 0's and 0's to 1's.

These codes are 2-4-2-1 and Excess-3 codes.

Alphanumeric Codes :-


- ASCII codes → Represented by 7-bit code
→ 8th bit is for parity.
→ 128 characters
- EBCDIC codes → Uses eight bits for each character
→ 9th bit is for parity



Error detection & Correction

- ① Parity Checker
- ② Hamming code
- ③ Cycle Redundancy check

Parity Checker :- The MSB of an 8-bit data is used as parity bit and remaining 7-bit are used as data or msg. bit.



e.g:- Transmitted code : 0 1 0 0 1 0 1 1

Received code:

0	1	0	0	1	0	1
0	0	0	0	1	0	1

- Drawbacks :-
- ① It does not detect all types of errors.
 - ② Not suitable for multiple bit errors.

Hamming Codes → It can be applied to data units of any length
→ It is used to detect and correct single bit errors

→ All bit positions that are power of 2 are marked as parity bits (1, 2, 4, 8) other bits are data bits

D ₇	D ₆	D ₅	P ₄	D ₃	P ₂	P ₁
1	1	1	0	1	1	1

7-bit

eg:-

D ₇	D ₆	D ₅	P ₄	D ₃	P ₂	P ₁
1	1	1	0	1	1	1

P₁ = check 1 bit, skip 1 bit.
= (1, 3, 5, 7, 9 ...)

P₂ = check 2 bits, skip 2 bits.
= (2, 3, 6, 7, 10, 11, 14, 15)

P₄ = check 4 bits, skip 4 bits.

DELTANotebook = (4, 5, 6, 7, 12, 13, 14, 15)

$P_1 = 0$ even	$P_2 = 1$ odd	$P_3 = 0$ even.	Received code	D_7	D_6	D_5	P_4	D_3	D_2	P_1
				1	1	0	0	1	1	0

for odd parity. There is an error at $(01)_2$ place.
i.e. error at 2nd place

~~Corrected code = 1101111~~

- Q) A 7 bit hamming code is received as 1011011. Assume Even parity and state whether the received code is correct or wrong. If wrong locate the bit in error.

Received Code.

1	0	1	1	0	1	1
---	---	---	---	---	---	---

$P_1 = \cancel{1} + 0 + 1 + 1 + 0 + 1 = 0$ odd parity

$P_2 = 1 + 0 + 0 + 0 + 1 + 1 + 1 = 4$ even parity

$P_4 = 1 + 1 + 0 + 1 = 3$ odd parity

Recieved code is wrong.

$E = P_4 P_2 P_1$

5th bit is errorized to 1.

Corrected code =

1	0	0	1	0	1	1
---	---	---	---	---	---	---





Register - Computer Registers are designated by capital letters.

e.g. - MAR - Memory Address Register

PC - Program Counter

IR - Instruction Register


R1 - Processor Register



Register Transfer Language :-

- The symbolic notation used to describe the microoperation transfers among registers is called a register transfer language.
- The term register transfer implies the availability of hardware logic circuit that can perform a stated microoperation and transfers the result of the operation to the same or another register.
- A register Transfer language is a system for expressing in symbolic form the microoperation sequences among the registers of a digital module.
- Information transfer from one register to another is designated symbolic form by means of a replacement operator is known as Register Transfer.

R₂ ← R₁



Register Transfer with Control function :-


→ Normally, we want the transfer to occur only under a predetermined control condition using if-then statement.

if ($P=1$) then ($R_2 \leftarrow R_1$)

$P : R_2 \leftarrow R_1$

where P is a control signal generated in the control section.

→ A control function is a boolean variable that is equal to 1 or 0. The control function is included in the statement as



Microoperations :- The operations executed on data stored in registers are called microoperations.

e.g. - shift, count, clear, load, etc.

Basic symbols for Register Transfers

(1) Letters (and numbers) Denotes a Register

(2) Parenthesis () denotes part of Register $R_2(0-7)$

(3) Arrow \leftarrow denotes transfer of info $R_2 \leftarrow R_1$


(4) Comma , Separates two microoperation $R_2 \leftarrow R_1, R_3 \leftarrow R_0$



Bus and Memory Transfer :-


In a digital system with many registers, it is impractical to have data and control lines to directly allow each register to be loaded with the contents of every possible other registers.

- So, there is one centralized set of circuits for data transfer - bus.
- It has control circuits to select which register is the source and which is the destination.
- Can have several sources to any of several destinations.



e.g.: $R_2 \leftarrow R_1$ or $\text{Bus} \leftarrow R_1$, $R_2 \leftarrow \text{Bus}$

Memory transfer using Multiplexers:-



S_1	S_0	Registers
0	0	A
0	1	B
1	0	C
1	1	D

⇒ Arithmetic Microoperations :-

The basic arithmetic microoperations are addition, subtraction, increment, decrement, and shift.

Add microoperation :- $R_3 \leftarrow R_1 + R_2$

Subtract mi., = $R_3 \leftarrow R_1 - R_2$

= $R_3 \leftarrow R_1 + \bar{R}_2 + 1$

Complement = $R_2 \leftarrow \bar{R}_2$

2's complement = $R_2 \leftarrow \bar{R}_2 + 1$

Increment = $R_1 \leftarrow R_1 + 1$


Decrement = $R_1 \leftarrow R_1 - 1$

Arithmetic Circuit :- ~~All~~ All the arithmetic microoperations can be implemented in one composite arithmetic circuit.

The basic component of an arithmetic circuit is the parallel adder. By controlling the data inputs to the adder, it is possible to obtain different types of arithmetic operations.

Date _____

Page No. _____





Function table

$$D = A + Y + C_{in}$$

S_1	S_0	C_{in}	Input (Y)	Output	Microoperation
0	0	0	\bar{B}	$D = A + B$	Add
0	0	1	B	$D = A + B + 1$	Add with carry
0	1	0	\bar{B}	$D = A + \bar{B}$	Subtract with borrow
0	1	1	\bar{B}	$D = A + \bar{B} + 1$	Subtract
1	0	0	\bar{B}	$D = A$	Transfer A
1	0	1	\bar{B}	$D = A + 1$	Increment A
1	1	0	\bar{B}	$D = A - 1$	Decrement A
1	1	1	\bar{B}	$D = A$	Transfer A

⇒ Logic Microoperations →

→ Logic operations specify binary operations for strings of bits stored in registers.

→ There are 16 different logic operations with 2 binary variables.

X	Y	F_0	F_1	F_2	F_3	F_4	F_5	F_6	F_7	F_8	F_9	F_{10}	F_{11}	F_{12}	F_{13}	F_{14}	F_{15}
0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
0	1	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
1	0	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	0	0	1

\wedge = AND
 \vee = OR
 \neg = NOT

Date _____
Page No. _____



Boolean function

$$F_0 = 0$$

$$F_1 = xy$$

$$F_2 = \overline{xy}$$

$$F_3 = x$$

$$F_4 = \overline{x}y$$

$$F_5 = y$$

$$F_6 = x \oplus y$$

$$F_7 = x + y$$

$$F_8 = (x+y)'$$

$$F_9 = (x \oplus y)'$$

$$F_{10} = y'$$

$$F_{11} = x + y'$$

$$F_{12} = x'$$

$$F_{13} = x' + y$$

$$F_{14} = (xy)'$$

$$F_{15} = 1$$

Microoperation

$$F \leftarrow 0$$

$$F \leftarrow F \wedge B$$

$$F \leftarrow A \wedge \overline{B}$$

$$F \leftarrow A$$

$$F \leftarrow \overline{A} \wedge B$$

$$F \leftarrow B$$

$$F \leftarrow A \oplus B$$

$$F \leftarrow A \vee B$$

$$F \leftarrow \overline{A \vee B}$$

$$F \leftarrow \overline{A \oplus B}$$

$$F \leftarrow \overline{B}$$

$$F \leftarrow A \vee \overline{B}$$

$$F \leftarrow \overline{A}$$

$$F \leftarrow \overline{A} \vee B$$

$$F \leftarrow \overline{A \wedge B}$$

$$F \leftarrow \text{all 1's.}$$

Clear

AND

Transfer A

Transfer B

Ex - OR.

OR.

NoR.

F X - NoR.

Complement B.

Complement A

NAND.


Set all to 1's

out of 16 Boolean operations total all combinations of 1's & 0's (slide removed)

Basic Logic Circuit

Functional Table

S_1	S_0	E_i	S_1	S_0	Output	Operation
		0	0	0	$E = A \wedge B$	AND
		1	0	1	$E = A \vee B$	OR.
		2	1	0	$E = A \oplus B$	XOR.
		3	1	1	$E = \overline{A}$	Complement





Shift Microoperation

→ Shift Microoperations are used for serial transfer.

→ The content of a register can be shifted to the left or right.

→ At the same time that the bits are shifted, the flip-flop receives its binary from the serial input.

→ During a shift-left operation the serial input enters into rightmost position and vice versa.

There are three types of shift :-

→ Logical shift

→ Arithmetic shift

→ Circular shift

Logical Shift :- A Logical shift is one that transfers 0 through the serial input.

$R_1 \leftarrow shlR_1$ shl is logical shift left

$R_2 \leftarrow shrR_2$ shr is logical shift right

Circular shift :- It circulates the bits of register around the two ends without loss of information.

→ It's accomplished by connecting the serial o/b of the register to the serial input.

$cil \leftarrow$ circular shift left

$cir \leftarrow$ circular shift right


Arithmetic shift :-

→ An arithmetic shift-left multiplies a signed binary no. by 2.

→ An arithmetic shift-right divides " " " " "

→ Arithmetic shift must leave the sign bit unchanged

∴ The sign of the number remains the same when divided by 2.



Nash


- Arithmetic shift-left inserts a 0 into R_0 and shifts all bits to the left.
- The initial bit R_{n-1} is lost and replaced by the bit R_{n-2} .
In case of sign reversal occurs if the Bit R_{n-1} and R_{n-2} are different.
- This condition is called overflow.
- To detect this a V_s flip flop is used.

$$V_s = R_{n-1} \oplus R_{n-2}$$


if $V_s = 0$ there is no overflow

$V_s = 1$ There is a overflow and sign is reversed

e.g.: Logical right shift




logical left shift






Circular right shift



bits


Circular left shift



Hardware implementation :-

S	0 ₀	0 ₁	0 ₂	0 ₃
0 → R	I _R	A ₀	A ₁	A ₂
1 → L	A ₁	A ₂	A ₃	I _L

Serial input (I_R)



Serial Input (I_L)

CO A



Unit-2

→ Instruction Codes

A group of bits (010...) → It tells to the computer to perform some specific tasks.

→ Every computer has their own instruction code format

→ It is divided into two parts → opcode





Types of Instruction Codes:

- ① Memory Reference Instruction
- ② Register Reference Instruction
- ③ I/O Reference Instruction

Based on address the Instruction Codes can be of three types -


- ④ Immediate address:— actual operand is present in the address.






Date _____
Page No. _____

② Direct address:- Address of operand present (effective address)



③ Indirect address:- Address of memory word in which address of operand is stored.




⇒ Computer Registers:- A Register is a very small amount of very fast memory that is built into the CPU in order to speed up its operation by providing quick access to commonly used values.

<u>Register Symbol</u>	<u>Register Name</u>	<u>Number of Bits</u>	<u>Description</u>
AC	Accumulator	16	Processor Register
DR	Data Register	16	Holds memory Data
TR	Temporary Register	16	Holds Temporary Data
IR	Instruction Register	16	Holds Instruction Data/Code
AR	Address Register	12	Holds Memory Address
PC	Program Counter	12	Holds Add. of next instruction
INPR	Input Register	8	Holds input data
OUTR	Output Register	8	Holds output data



→ Computer Instruction :-


① Memory Reference Instruction :-



Computer Instructions are a set of machine language instructions that a particular processor understands and executes. A computer performs tasks on the basis of the instruction provided.


An instruction comprises of :-

- The operation code (opcode) which specifies the operation to be performed.
- The Address field which contains the location of the operand i.e. register or memory location.
- The Mode field which specifies how the operand will be located



① Memory Reference instruction :-


In Memory-Reference instruction, 12 bits of memory is used to specify an address and one bit of to specify the addressing mode '1'.



The Opcode of an instruction refers to a group of bits that define arithmetic and logic operations such as add, subtract, multiply, shift and complement.


(2) Register - reference instruction :-

The Register - reference instruction are represented by the code 111 with a 0 in the leftmost bit of the instruction



A Register - reference instruction specifies an operation on or a test of the ACH (Accumulator) Register (bit 11=0) and bit 15 is 0.

(3) Input - Output Instruction:- Just like the Reference register instruction, an Input - Output instruction does not need a reference to memory and is recognized by the operation code 111 with a 1 in the leftmost bit. The remaining 12 bits are used to specify the type of input - output operation or test performed.



Note :- The three operation code bits in positions 12 through 14 should be equal to 111. Otherwise, the instruction is a memory - reference type, and the bit in position 15 is taken as the addressing mode T.


- When the three operation code bits are equal to 111, control unit inspects the bit in position 15. If the bit is 0, the instruction is a register - reference type. Otherwise; the instruction is an input - type having bit 1 at position 15.



Timing and Control:

Components of CU \Rightarrow 2 decoders + 1 control logic gate

- 1) Seq counter \rightarrow 1 bit of address from 4-bit address bus
- 2) 1 control logic gates




3x8 decoder


8 bit of decoder D₀-D₇ \rightarrow Control logic gates

4 bit sequence counter \rightarrow 10 bit timing signals (T₀-T₉)

Control unit of basic Computer:



Control timing Signals :-




D₃ T₄: Sc = 0 → A1 → SA (start of write-back)

\Rightarrow Instruction Cycle :-

Program stored in memory unit

Sequence of inst \rightarrow IR



Step-1 :- Start $SC \leftarrow 0$

Step-2 :- $T_0 := AR \leftarrow PC$

Step-3 :- $T_1 := IR \leftarrow M[AR]$, $PC \leftarrow PC + 1$


} fetch from memory

Step-4 :- $T_2 :=$ decode opcode $IR(12-14)$, $AR \leftarrow IR(0-11)$, $I \leftarrow IR(15)$ } decode

Step-5 :- $T_3 :=$ decision

If memory address is direct or immediate, then execution happens here.

Step-6 :- $T_4 :=$ If memory address is indirect, then execution happens here.





\Rightarrow Memory reference instruction:-

- There are seven memory-reference instruction.
- The Decoded off differs $i=0, 1, 2, 3, 4, 5, 6$ and 6 from the operation decoder that belongs to each instruction is included in the table.
- The effective address of the instruction is in the address register AR and was placed there during timing signal T_2 when $T=0$ or during timing signal T_3 when $T=1$.
- The execution of the memory-reference instruction starts with timing signal T_4 .
- The actual execution of the instruction in the bus system will require a sequence of microoperations. This is because data stored in memory cannot be processed directly.

Symbol	Operation decoder	Symbolic description
AND	D ₀	$AC \leftarrow AC \wedge M[AR]$
ADD	D ₁ , D ₂ , M ₁ \rightarrow DR	$AC \leftarrow AC + M[AR], E \leftarrow \text{cout}$
LOA	D ₂ , M ₂ \rightarrow DR	$M[AR] \leftarrow AC$
STA \rightarrow M ₁ (D=DR)	D ₃ , D ₄ \rightarrow E ₁ , E ₂	$PC \leftarrow AR$
BUN	D ₄	$M[AR] \leftarrow PC, PC \leftarrow AR+1$
BSA	D ₅	$M[AR] \leftarrow M[AR]+1$
TSZ	D ₆	if $M[AR]+1 = 0$, then $PC \leftarrow PC+1$

① AND to AC :-

$$D_0, T_4 : DR \leftarrow M[AR]$$

$$D_0, T_5 : AC \leftarrow AC \wedge DR, SC \leftarrow 0$$

② ADD to AC :-

$$D_1, T_4 : DR \leftarrow M[AR]$$

$$D_1, T_5 : AC \leftarrow AC + DR, E \leftarrow \text{cout}, SC \leftarrow 0$$

(12) LOA to AC

D₂T₄ : DR ← m[AR]

D₂T₅ : AC ← DR, SC ← 0

(13) STA AC :- D₂T₄ : m[AR] ← AC, SC ← 0

(14) BUN : Branch Unconditional

D₁T₄ : PC ← AR, SC ← 0

(15) BSA : Branch and Save Return address

D₅T₄ : m[AR] ← PC, AR ← AR + 1

D₅T₅ : PC ← AR, SC ← 0

(16) ISZ : Increment and Skip if Zero

Format : A → AT

D₂T₄ : DR ← m[AR]

D₂T₅ : DR ← DR + 1

> A → AT : m[AR] ← DR, if (DR = 0) then (PC ← PC + 1), SC ← 0

⇒ Input-Output instruction :

→ Instruction and data stored in memory must come from some input device.
→ Computation results must be transmitted to the user through some output device.

I/O terminal

Serial communication

Date

Page No.

Computer Register and
interface.

[FG0]

flip-flops.

O/p device.

Received
interface

OUTR.

(Computer, which will receive information from serial transfer)

Serial transfer

AC

Parallel
transfer

I. interface and interface handle (I/O port) 81

I/b device.

Transmitter
interface

IN PR

[FG1]

INPR \Rightarrow Input register - consists eight bits and holds an alphanumeric cell of the input information

FG1 :- 1-bit input flag is a control flip-flop.

$= 1$, when new information is available in the input

$= 0$, when the information is accepted by the computer.

\Rightarrow Initially it is cleared to 0.

OUTR - Output register - consists eight bits

FG0 :- 1-bit register output flag is a control flip-flop

$= 0$, do not load new thing.

$= 1$, information from AC is transferred in parallel to OUTR.

\Rightarrow operation code for I/O instructions is 1111

D₇ = 11

I = 1



→ The remaining bits of the instruction specify the operation.

Control function and microoperations:-


$D_7 \cdot IT_3 = b$ (common to all I/O instructions)

$IR(i) = Bi$ [bit in IR (6 to 11) that specifies the function].

$P: Sc \leftarrow 0$ | clear sc

INP	$PB_7 : AC(0-7) \leftarrow INPR, FG1 \leftarrow 0$	I/b character
OUT	$PB_{10} : OUTR \leftarrow AC(0-7), FG0 \leftarrow 0$	O/b character
SKI	$PB_9 : if (FG1=1) \text{ then } (PC \leftarrow PC+1)$	Skip on i/b flag
SKO	$PB_8 : if (FG0=1) \text{ then } (PC \leftarrow PC+1)$	Skip on o/b flag
TON	$PB_7 : IEN \leftarrow 1$	Interrupt enable
TOF	$PB_6 : IEN \leftarrow 0$	Interrupt enable off

⇒ Complete Computer Description ← The final document of the instruction cycle, including the interrupt cycle for the basic computer.



\Rightarrow Design of Basic Computer

H/w components :-

- ① Memory unit with 4096 words of 16 bits each.
- ② Nine registers :-
 - AR - address register
 - PC - Program Counter
 - DR - Data Register

AC - Accumulator

IR - Information Register

TR - Temporary register

OCTR - Output Register

INPR - Input Register

SC - Sequence Counter

③ Seven flip flops :- I - Mode

S - Start/Stop

E - Carry out

R - Interrupt

IEN - Interrupt enable On

FBI - Flag input

FO - Flag output

④ Two decoders :- 3x8 operation decoder and

4x16 timing decoder

⑤ A 16 bit common bus

⑥ Control logic gates

⑦ Adder and logic circuit connected to the input of the AC.

Inputs to the circuit comes from

① Two decoders

② I flip flop

③ 0-11 bits of IR



- ④ AC bits (0-15) to check if $AC = 0$ and to detect the sign bit in $AC(15)$
- ⑤ DR bits (0-15) to check if $DR = 0$, and the values of the seven flip-flops

Output of the control design Circuit are :-

- ① Signals to control the input of the nine registers
- ② Signals to control the read and write inputs of memory
- ③ Signals to set, clear, or complement the flip-flops
- ④ Signals for S_2, S_1 and S_0 to select a register from the bus
- ⑤ Signals to control the AC adder and logic circuit.

The control inputs of registers are :-

- ① LDA (load)
- ② INR (Increment)
- ③ CLR (Clear)

eg:- The microoperations for the AR are as follows:-

$$R'T_0 : AR \leftarrow PC$$

$$R'T_2 : AR \leftarrow IR(0-11)$$

$$D'_1 IT_3 : AR \leftarrow M[AR]$$

$$RT_0 : AR \leftarrow i_0$$


$$D_5 Ty : AR \leftarrow AR + 1$$

The control functions can be combined into three Boolean expression as follows:-

$$LO(AR) = R'T_0 + R'T_2 + D'_1 IT_3$$

$$CLR(AR) = RT_0$$

$$INR(AR) = D_5 Ty$$



Control of Single Nib Blocks :-


e.g. - IEN may change as a result of the two instructions ION and IOF.

$$P_{B_7} : IEN \leftarrow 1 \quad \text{where } P = D_7 \cdot I \cdot T_3$$

$$P_{B_6} : IEN \leftarrow 0$$

and B_7, B_6 are bits 7 and 6 of IR respectively. At the end of the interrupt cycle IEN is cleared to 0.

$$R_{T_2} : IEN \leftarrow 0$$





Encoder for Bus Selection Circuit :-


Inputs							Output			Registers Selected		
x_1	x_2	x_3	x_4	x_5	x_6	x_7	S_2	S_1	S_0	for bus.	None	
0	0	0	0	0	0	0	0	0	0	AR		
1	0	0	0	0	0	0	0	0	1	PC		
0	1	0	0	0	0	0	0	1	1	DR		
0	0	1	0	0	0	0	0	1	1	AC		
0	0	0	1	0	0	0	1	0	0	IR		
0	0	0	0	1	0	0	1	0	1	TR		
0	0	0	0	0	1	0	1	1	1	Memory		
0	0	0	0	0	0	1	1	1	1	None		

$$S_0 = x_1 + x_3 + x_5 + x_7$$

$$S_1 = x_2 + x_3 + x_6 + x_7$$

$$\text{and } S_2 = x_4 + x_5 + x_6 + x_7$$

Design of Accumulator Logic :-






Content of AC register :-

AND	$D_0 T_5 : AC \leftarrow AC \wedge OR$	Memory reference
ADD	$D_1 T_5 : AC \leftarrow AC + OR$	
Load	$D_2 T_5 : AC \leftarrow DR$	
Input register complement	$P B_{11} : AC(6-7) \leftarrow INPR$	I/O Reference
Shift	$R B_9 : AC \leftarrow \bar{AC}$	
Shift	$R B_7 : AC \leftarrow \text{shl } AC, AC(15) \leftarrow E$	
Shift	$R B_6 : AC \leftarrow \text{shi } AC, AC(6) \leftarrow E$	Register Reference
Clear	$R B_{11} : AC \leftarrow 0$	
Increment	$R B_5 : AC \leftarrow AC + 1$	

Codes

from adder and logic

$$16 = 8 + 8 = 6 + 6 = 3 + 16$$






General Register Organization

- Important Component of CPU →

- Storage Components → Registers, Flips/Flops
- Execution Components → ALU
- Transfer Components → Bus
- Controlled by Component → Control Unit.





Binary Code

Sel A

Sel B

Sel C

000

-

R₁

-

None

001

R₂R₁R₁

010

R₃R₂R₂

011

R₄R₃R₃

100

R₅R₄R₄

101

R₆R₅R₅

110

R₇R₆R₆

111

R₇R₇R₇operation table for ALU —

DPR Select

operation

Symbol

00000

Transfer A

00001

Increment

000010

Add A+B

000101

Sub A-B

001110

AND A&B

01000

OR A&B

01010

EXOR A&B

01100

Complement A

10000

11000



OPR Select	Operation	Symbol
0 0 0 0 0	Transfer A	TSF A
0 0 0 0 1	Increment A	INC A
0 0 0 1 0	Add A + B	ADD
0 0 1 0 1	Subtract A - B	SUB
0 0 1 1 0	Decrement A	DEC A
0 1 0 0 0	AND A and B	AND
0 1 0 1 0	OR A and B	OR
0 1 1 0 0	XOR A and B	XOR
0 1 1 1 0	Complement A	COM A
1 0 0 0 0	Shift right A	SHR A
1 1 0 0 0	Shift left A	SHL A

eg:-

$$R_1 \leftarrow R_2 + R_3$$

Control word

Sel A	Sel B	Sel D	OPR
-------	-------	-------	-----

i) Mux A Selector (SEL A) : Bus A $\leftarrow R_2 \rightarrow R_2$ ii) Mux B Selector (SEL B) : Bus B $\leftarrow R_3 \rightarrow R_3$ iii) ALU operation \leftarrow ALU to ADD ($A + B$)

iv) Decoder destination selector


(SEL D) : $R_1 \leftarrow ADD$ (output).

↔ Stack Organization :-

→ Stack is a storage device for sharing information in manner LIFO.

→ Stack is a memory unit with one address register called stack pointer (SP)

→ SP always points to the Top of the stack.





→ There are two operations of the stack.

PUSH :- Insertion

POP :- Deletion

⇒ 2 types of stack in Memory

- ① Register Stack (Stack depth: Limited)
- ② Memory Stack (Stack depth: Flexible)

① Register Stack

Push operation :- $SP \leftarrow SP + 1$: Increment SP

$M[SP] \leftarrow DR$: Write to the stack

if ($SP = 0$) then ($FULL \leftarrow 1$) : check if stack is full

$EMPTY \leftarrow 0$: Mark not empty


Pop operation :-

$DR \leftarrow M[SP]$: Read item from stack

$SP \leftarrow SP - 1$: Decrement SP

if ($SP = 0$) then ($Empty \leftarrow 1$) : check if stack is empty

$FULL \leftarrow 0$ again; Mark not full





② Memory Stack:

Push operation:

$$SP \leftarrow SP - 1$$

$$M[SP] \leftarrow DR$$

Pop operation:

$$DR \leftarrow M[SP]$$

$$SP \leftarrow SP + 1$$

Memory stack.

PC →	Program (Instructions)	1000	→ In this type stack grows with decreasing the address.
AR →	Data (Operands)	1111	
(Op + Gnd) →	Stack	3000	
		3996	→ first item stored is at location 1000
		3997	→ last item to be stored at location 3000
		3998	
		3999	
		4000	
		4001	

⇒ Instruction format: It defines the layout of the bits of an instruction. An instruction format must include one op code and zero or more operands in one of the addressing modes.

Common field format for instruction format is

- ① An op code
- ② An address field
- ③ A mode field



Instruction formats can be categorized with respect to the operand fields in the instructions.

1. Three Address instructions
2. Two Address instructions
3. One Address instruction
4. Zero Address instruction
5. RISC.

Three Address instructions

→ Can use each address field to specify either a processor register or a memory operand.

→ e.g. The program in assembly language evaluates $x = (A+B) * (C+D)$

ADD R1, A, B $R_1 \leftarrow M[A] + M[B]$

ADD R2, C, D $R_2 \leftarrow M[C] + M[D]$

MUL X, R1, R2 $M[X] \leftarrow R_1 * R_2$

→ Adv: Results in short programs when evaluating arithmetic expressions

→ Disadv: Binary coded instructions require too many bits.

Two address instruction

→ Most common in commercial computers.

→ e.g. take $x = (A+B) * (C+D)$ as follows:

MOV R1, A $R_1 \leftarrow M[A]$

ADD R1, B $R_1 \leftarrow R_1 + M[B]$

MOV R2, C $R_2 \leftarrow M[C]$

ADD R2, D $R_2 \leftarrow R_2 + M[D]$

MUL R1, R2 $R_1 \leftarrow R_1 * R_2$

MOV X, R1 $M[X] \leftarrow R_1$



One address Instruction:

- It uses an implied accumulator (AC) register for all data manipulation.
- For multiplication and division, we need a second register.
- However, here we will neglect the second register and assume that the AC contains the result of all operations.
- eg: $x = (A+B)* (C+D)$ is converted into assembly code as follows:

Load	A	AC $\leftarrow M[A]$
ADD	B	AC $\leftarrow AC + M[B]$
STORE	T	M[T] $\leftarrow AC$
Load	C	AC $\leftarrow M[C]$
Add	D	AC $\leftarrow AC + M[D]$
MUL	T	AC $\leftarrow AC * M[T]$
Store	X	M[X] $\leftarrow AC$

Zero address instructions:

- A stack organised computer does not use an address field for the instructions ADD and MUL.
- The PUSH and POP instructions, however, need an address field to specify the operand that communicates with the stack.
- To evaluate arithmetic expression, in a stack computer, it is necessary to convert the expression into reverse polish notation.

eg: $x = A + (B + C) * D$

RPN notation: $x = AB + CD + * +$

PUSH	A	TOS $\leftarrow M[A]$
PUSH	B	TOS $\leftarrow M[B]$
ADD		TOS $\leftarrow A + B$
PUSH	C	TOS $\leftarrow M[C]$
PUSH	D	TOS $\leftarrow M[D]$
ADD		TOS $\leftarrow C + D$

MUL $TOS \leftarrow (C+D) * (A+B)$
 POP $M[X] \leftarrow TOS$

RISC Instruction

→ The instruction set of a typical RISC processor is restricted to the use of load and store information instruction when communicating b/w memory and CPU.

→ All other instructions are executed within the registers of the CPU without referring to memory.

$$\rightarrow \text{e.g. } X = (A+B) * (C+D)$$

Load	R_1, RA	$R_1 \leftarrow M[A]$
Load	R_2, RB	$R_2 \leftarrow M[B]$
Load	R_3, RC	$R_3 \leftarrow M[C]$
Load	R_4, RD	$R_4 \leftarrow M[D]$
ADD	R_1, R_1, R_2	$R_1 \leftarrow R_1 + R_2$
ADD	R_3, R_3, R_4	$R_3 \leftarrow R_3 + R_4$
MUL	R_1, R_1, R_3	$R_1 \leftarrow R_1 * R_3$
STORE	X, R_1	$M[X] \leftarrow R_1$

Addressing Modes

- It specifies operations to be performed on data i.e. operands.
- It shows how to select operand, how to calculate the effective address of an operand by the instruction stored in register.
- It gives exact location of an operand.


operand → Memory location / constant / effective add / direct or indirect add.

→ The way operand is chosen during program execution depends on Address modes.



→ To give facilities as pointers, counters, for loop controls, indexing etc., program relocation.

Types of addressing modes:



① Implied Addressing Modes:

→ operand location is already present in the instruction.

e.g. CMA (Complement of Accumulator)

ADD

INCA (Instruction accumulator)

→ Operand location.

② Immediate Addressing Modes:

→ Value of the operand is available in the instruction.

e.g. LOAD R1, #100

R1 ← 100 → Represents that the following value is of operand

R1 [100] → That is to be loaded in the given / specified register

Advantages: Faster than other Addressing mode

disadv: Less flexibility

→ Changing of value of repeated.

③ Direct / Absolute Addressing Mode

Opcode	Address
--------	---------

↳ refers to operand

→ Address specifies the effective address of an operand.

e.g. $MUL \boxed{Y+5} \boxed{Y+10}$

$MUL \rightarrow 10+5$

e.g. $ADD \rightarrow R_1, 300$

$ADD \rightarrow R_1, 20$

e.g. $LOAD R_1, 100$

300 $\boxed{20}$

→ The operand to be loaded in R_1 , is present at memory location 100.


→ Fetch the operand from the memory.

→ Load the operand to R_1 .

$R_1 \leftarrow M[100]$

10

R_1



100

101

102

103

104

105

④ Indirect Addressing Mode

Opcode	Address
--------	---------


↳ Address of another address that refers to an operand.

e.g. $LOAD \boxed{101}$

↳ address

101 $\boxed{105}$

105 $\boxed{40}$ ↳ operand.



→ Similar concept as pointers.

→ 2 memory cycle.

→ 2 types. → Memory indirect
DELLA Notebook → Register indirect

(a) Memory Indirect :- Address of the operand is stored in the memory location specified by the base register.

$\text{LOAD R}_i, (1000)$ → the parenthesis denote an indirect address.

(b) Register Indirect :- Address of the operand is stored in the memory location specified by the base register.

$\text{LOAD R}_i, (B)$ → Register = B at $10 + F896$.

→ Here reg contains the address of the operand.

③ Spatial Addressing Mode :- Location of the operand is specified with reference to a spatial memory location.

- 3 types :-
 - (a) Index addressing mode
 - (b) Auto-Increment Addressing mode
 - (c) Auto-Decrement Addressing mode

(a) Index Addressing Mode :-

→ The instruction specifies the base address.

→ Index is closed within "[]".


→ Index represents the displacement.

→ Displacement is the memory unit we need to move ahead from the base address in order to fetch the operand.

$$\boxed{\text{Effective address} = \text{Base Address} + \text{Offset (Index)}}$$

e.g. $\text{LOAD R}_i, 2000[x]$ → displacement/Index.
 base address

e.g. $\text{LOAD R}_i, 2000[4]$






(b) Auto Increment Addressing Mode :— Address of the operand is in a register whose value is incremented after fetching the operand from the address.

e.g. $\text{LOAD } [R_I] +, R_I ;$

D $R_I \leftarrow M[R_I]$ → load the content of the memory address stored in reg R_I to Reg R_I .

2) $[R_I]++$ or $[R_I] \leftarrow [R_I] + 1$ (After LOAD)

Increment the memory address present in $[R_I]$ Reg.



(c) Auto Decrement Addressing Mode :— Address of the operand is in a register whose value is decremented after fetching the operand from the address.

e.g. $\text{LOAD } [R_D] -, R_D, R_D ;$

1) $R_D \leftarrow M[R_D]$

2) $[R_D]--$ or $[R_D] \leftarrow [R_D] - 1$.

Relative add = PC + address

Index add = XR + address.

Date _____

Page No. _____



50

Load to AC Mode

51

Address = 100

52

Next Instruction

97

450

Addressing
Mode

Direct

Effective
Address

100 E.A

98

700

Immediate

-

100 E.A

99

800

Indirect

105

0500 E.A

100

105

Relative

152

70 E.A

101

35

Index

103

65 E.A

102

45

Register direct

-

98 E.A

103

GS

Register Indirect

38

700 E.A

104

75

Auto increment

100

105 E.A

105

500

Auto decrement

101

35 E.A

102

70

Auto decrement

100

105 E.A

Memory

2

99

Memory

2

800 E.A

103

90

Memory

2

900 E.A

Computer Instruction

Data Transfer Instruction

Transfer of data from one location to another without changing the binary information content.

Data Manipulation Instruction

Performs arithmetic/logic and shift operations.

Program Control Instruction

Provides decision making capabilities and change the path taken by the program when executed in the computer.

⇒ Data Transfer Instructions :- Most common data transfers are:-

- ① between Memory and Processor registers
- ② b/w processor register and I/O
- ③ b/w processor registers themselves.

Typical data Transfer instructions :-

Name	Mnemonic	Description
Load	LD	To designate a transfer from memory to a processor register
Store	ST	from processor register into memory
Move	Mov	from one register to another,
Exchange	EXCH	Swapping b/w two registers or register and a memory word.
Input	IN	A among processor registers and input or output terminals
Output	OUT	
PUSH	PUSH	b/w processor registers and a memory stack.
POP	POP	

⇒ Data Manipulation Instructions :-

① Arithmetic Instructions

② Logical and bit manipulation instructions

③ Shift Instructions



Arithmetic instructions

Name	Mnemonic	Variations
Increment	INC	data type → word, long word, double word
Decrement	DEC	fixed point or floating point
Add	ADD	binary or decimal arithmetic
Subtract	SUB	Single-precision or double-precision data
Multiply	MUL	floating point
Divide	DIV	decimal numbers
Add with carry	ADD C	ADD I → Integer
Subtract (borrow)	SUB B	ADD F → Floating point
Negate (2's comp)	NEG	ADD D → decimal numbers

Logical and bit manipulation Instructions

Name	Mnemonic	Description
Clear	CLR	
Complement	COM	
AND	AND	// clear Selected bit
OR	OR	// set Selected bit
Exclusive OR	XOR	// complement Selected bit
Clear Carry	CLRC	
Set Carry	SETC	
Complement Carry	COMC	
Enable Interrupt	EI	
Disable Interrupt	DI	



Shift Instructions :-

Name	Mnemonic
------	----------

Logical Shift right

Logical Shift left

Arithmetic Shift right

Arithmetic Shift left

Rotate right

Rotate left

Rotate right through carry

Rotate left through carry

Mnemonic	Description
----------	-------------

SHR

SHL

SHRA

SHAL A

ROR

ROL

RO RC

RO LC

SHR

SHL

SHRA

SHAL A

ROR

ROL

RO RC

RO LC

Program Control Instructions

Program control instructions specify conditions for altering the content of the program counter.

Name	Mnemonic
------	----------

Branch

BR

One address instruction, Conditional / Unconditional

Jump

JMP

Conditional → True → PC = new effective address
False → PC = next address in sequence

Skip

SKP

Skip the next instruction

CALL

CALL

used with subroutines / Procedures

return

RET

TO

Return bit address

Compare

CMP

Used to set conditions for branch instructions by updating status bit.

(by subtraction)

Test (by all), TST

DELT A Notebook

These instructions are used to transfer the program control.

- To jump from one memory location to any other memory location within a program.
- From one program to another program called as Subroutine.

\Rightarrow RISC (Reduced Instruction Set Computer)

RISC

Microprocessor

CISC


Special processor

RISC :- It is designed to reduce the execution time by simplifying the instruction set.

\rightarrow Each instruction requires only 1 clock cycle
 ↳ fetch, decode and execute.

Architecture :- It uses highly optimized set of instruction.

- It is used in tablets, mobiles / smart phones, portable devices.






Characteristics - RISC

- :- Relatively few instructions
- :- Relatively few addressing modes.
- :- Limited memory accesses to LOAD and STORE instruction
- :- All operations are done within the registers of the CPU.
- :- Fixed length and easily decoded instruction format
- :- Single cycle instruction execution
- :- Hardwired rather than microprogrammed controlled.

⇒ CISC (Complex Instruction Set Computer)

- To minimize the no. of instruction program and ignoring the no. of cycles per instructions.
- Used in desktops, laptops
- Less Memory (RAM) is required to store instruction.

Architecture





Characteristics :-

II - RISC

- Many addressing mode.
- Large no. of instruction.
- Variable length of instruction format.
- Several cycles may be required to execute one instruction.
- Instruction decoding logic is complex.


RISC	Emphasis on software	Emphasis on hardware
	Single clock cycle	Multiple Clock Cycle
	Highly pipelined	Not or less pipelined
	Registers to Register	Memory to Memory
	Fixed format instruction	Variable format instruction
	Only Load / Store refers memory	Any inst. may refer memory.

Unit - V

I/O Device Interface :- The mode of transferring information between internal storage and external I/O devices is known as I/O interface or input/output interface. The I/O module


:- I/O Module Decisions :-

- Hide or reveal device properties to CPU.
 - Support multiple or single devices.
 - Control device functions or leave for CPU.
- Also, other decisions - e.g. Un



Date.....

Example:-



CS	RS ₁	RS ₀	Register Selected
----	-----------------	-----------------	-------------------

0	X	X	None : data bus in high impedance state
0	0	0	Port A register
1	0	1	Port B register
1	1	0	Control register
1	1	1	Status Register


⇒ Mode of Transfer :-

① Programmed I/O :-

- CPU requests I/O operation.
- I/O module performs operations.
- I/O module sets status bits.

Date.....

- CPU checks status bits periodically
- I/O module does not inform CPU directly
- I/O module does not interrupt CPU
- CPU may wait or come back later
- Under this transfer, the data transfer is very like memory access.
- Each device is given an unique identifier
- CPU commands contain identifiers (address)



The problem with programmed I/O is that the processor has to wait a long time for the I/O module of concern to be ready for either reception or transmission of data.


- The processor, while waiting, must repeatedly interrogate the status of the I/O module.
- Performance of the entire system is severely degraded.

② Interrupt driven I/O :-

- CPU issues read command.
- I/O module gets data from peripheral whilst CPU does other work.
- I/O module interrupts CPU when data is ready.

Date.....


- CPU requests data
- I/O module transmits data



- ⇒ DMA controller :- It is designed by Intel to transfer data between devices at the fastest rate.
- It allows the device to transfer data directly to / from memory without CPU involvement.
 - DMA controller takes over from CPU for I/O.
 - IE must force the processor to suspend operations temporarily. This technique is called cycle stealing.

DMA operations :-

- ① Device (Peripheral) wants to send data to memory
In order to this device has to send DMA req. (R DRQ)
- ② DMA controller Send \Rightarrow HLA (Hold req.) to CPU and waits for the CPU to accept it
- ③ CPU holds other operations and give order to DMA that all the processor resources are allocated to DMA for 16 and sends MLA (Hold ack).
- ④ Now CPU is in Hold state, DMA controller has to manage operations over buses via CPU, memory, I/O devices



\Rightarrow Software interrupt :- It is a type of interrupt that is caused either by a special instruction in the instruction set or by an exceptional condition in the processor itself. A software interrupt is invoked by software, unlike a hardware interrupt, and is considered one of the ways to communicate with the kernel or to invoke system calls.

Date.....

- It often occurs when an application software terminates or when it requests the OS for some service.
- Only one bit of information is communicated during a software interrupt.
- A software interrupt can also make use of some of the hardware interrupt routines.
- e.g. Communicating with the disk controller for reading and writing data to and from a disk.


Memory Hierarchy:

The memory in a computer can be divided into five hierarchies based on the speed as well as use. The processor can move from one level to another based on its requirements.

The five hierarchies in the memory are registers, cache, main memory, magnetic discs, and magnetic tapes. The first three hierarchies are volatile memories which mean ^{when} there is no power, and then automatically they lose their stored data. Whereas the last two hierarchies are not volatile which means they store the data permanently.

The memory hierarchy design in a computer system mainly includes different storage devices. Most of the computers were inbuilt with extra storage to run more powerfully beyond the main memory capacity.

Date.....



⇒ Primary Memory : Also known as internal memory, and this is accessible by the processor directly. This memory includes main, cache, as well as CPU registers.

⇒ Secondary Memory : Also known as external memory, and this is accessible by the processor through an input / output module. This memory includes an optical disk, magnetic disk, and magnetic tape.

⇒ Characteristics of Memory Hierarchy :
① Performance : The enhancement of computer system was designed in the memory hierarchy model due to the system's performance increase.

② Ability : The ability of the memory hierarchy is the total amount of data the memory can store. Because whenever we shift from top to bottom inside the memory hierarchy, then capacity will increase.

③ Access time :- It is the interval of the time among the data availability as well as request to read or write. Because whenever we shift from top to bottom inside the memory hierarchy, then the access time will increase.

④ Cost per bit :- When we shift from bottom to top inside the memory hierarchy, then the cost for each bit will increase, which means an internal memory is expensive compared to external memory.

Main Memory :-

The memory unit that communicates directly within the CPU, Auxiliary memory, and Cache memory, is called main memory. It is the central storage unit of the computer system. It is a large and fast memory used to store data during computer operations.

Main memory is made up of RAM and ROM, with RAM integrated circuit chips holding the major share.

- RAM :- Random Access Memory.

→ DRAM :- Dynamic RAM, is made of capacitors and transistors, and must be refreshed every 10~100 ms. It is slower and more expensive than SRAM.

→ SRAM :- Static RAM, has a six transistor circuit in each cell and keeps data until powered off.

→ NVRAM :- Non-Volatile RAM, retains its data, even when turned off. e.g. - Flash Memory.

Date.....

- ROM :- Read Only Memory, is non-volatile and is more like a permanent storage for information. It also stores the bootstrap loader program, to load and start the operating system when computer is turned on. PROM (programmable ROM), EEPROM (Electrically Erasable PROM) and EPROM (Erasable PROM) are some commonly used ROMs.

⇒ Auxiliary Memory :-

Devices that provide backup storage are called auxiliary memory.

e.g. Magnetic disks and tapes are commonly used auxiliary devices. Other devices used as auxiliary memory are magnetic drums, magnetic bubble memory and optical disks.

It is not directly accessible to the CPU, and is accessed using the INPUT/OUTPUT channels.

- ### ⇒ Associative Memory :- It is also known as Content Addressable Memory (CAM).
- It is a memory chip in which each bit position can be compared. In this the content is compared in each bit cell which allows very fast table lookup.
 - Since the entire can be compared, contents are randomly stored without considering addressing scheme.
 - These chips have less storage capacity than regular memory chips.

Date.....

⇒ Cache Memory :- The data or contents of the main memory that are used again by CPU, are stored in the cache memory so that we can easily access that data in shorter time.

→ Whenever the CPU needs to access memory, it first checks the cache memory. If the data is not found in cache memory then the CPU moves onto the main memory.

→ It also transfers block of recent data into the cache and keeps on deleting the old data in cache to accommodate the new one.

Hit Ratio :- The performance of cache memory is measured in terms of a quantity called hit ratio.

→ When the CPU refers to memory and finds the word in cache it is said to produce a hit. If the word is not found in cache; if it is in main memory then it counts as a miss.

→ The ratio of the number of hits to the total CPU references to memory is called hit ratio.

$$\boxed{\text{Hit Ratio} = \text{Hit} / (\text{Hit} + \text{Miss})}$$

⇒ Cache Mapping :- It is a technique by which the contents of main memory are brought into the cache memory.

→ Main memory is divided into equal size partitions called as.


blocks or frames.

→ Cache memory is divided into partitions having same size as that of blocks called as lines.

→ During cache mapping, block of main memory is simply copied to the cache and the block is not actually brought from the main memory.

Date.....


Virtual Memory Mapping



① Direct Mapping :-


- A particular block of memory can map only into a particular line of the cache.
- The line number of cache to which a particular block can map is given by.

$$\text{Cache line no.} = (\text{Main memory Block Address}) \bmod (\text{No. of lines in Cache})$$




Date.....

- There is no need of any replacement algorithm. Because a main memory block can map only to a particular line of the cache. The new incoming block will always replace the existing block in that particular line.
- The physical address is divided as:-



- (b) Associative Mapping :- A block of main memory can map to any line of the cache that is freely available at that moment. This makes fully associative mapping more flexible than direct mapping.



- All the lines of cache are freely available. Thus, any block of main memory can map to any line of the cache.
- If all the cache lines been occupied, then one of the existing blocks will have to be replaced.
- Replacement algorithm like FCFS algorithm, LRU algorithm etc. is employed.

Date.....

→ The physical address is divided as:-

Block Number / Tag Block / Line offset


③ Set Associative Mapping :-

→ Cache lines are grouped into sets where each set contains k number of lines.

→ A particular block of main memory can map to only one particular set of the cache. However, within that set, the memory block can map any cache line that is freely available.

→ The set of the cache to which a particular block of the main memory can map is given by :-

$$\text{Cache Set No.} = \frac{(\text{Main Memory Block Address}) \text{ Modulo}}{(\text{Number of Sets in Cache})}$$



about entries with 2-way Set Associative Mapping.

→ If $k=2$, suggests that each set contains two cache lines.

→ If all the cache lines are occupied, then one of the existing blocks will have to be replaced.

Date.....

- It is a combination of direct mapping and fully associative mapping.
- The physical address is divided as -

Tag	Set Number	Block / Line offset
-----	------------	---------------------

- If $k=1$, then it is called direct mapping
- If $k = \text{Total number of lines in the cache}$, then it becomes associative mapping.

⇒ Write into Cache Memory :- Whenever a processor wants to write a word, it checks to see if the address it wants to write the data to, is present in the cache or not. If address is present in the cache i.e. Write Hit - we can update the value in the cache.

→ But this results in Data inconsistency problem.

→ Write Through :-

V	TAG	DATA	MAIN MEMORY
100	1	10101	0303

↓ after write through



V	TAG ₁	DATA ₁	MAIN MEMORY
100	1	10101	2203

- Data is simultaneously updated to cache and memory.
- Process is simpler and reliable.
- This is done when there are no frequent writes to the cache.
- In case of power failure it helps in data recovery.

Date.....

→ Data write will experience latency.

→ Write Back :-



→ The data is updated only in the cache.

→ Data is updated into the memory only when the cache line is ready to be replaced.

→ Also known as Write Deferred.


→ Dirty Bit :- If cache was modified is called Dirty and if not modified called Clean.

→ If write occurs to a location that is not present in the Cache, we use four methods, Write Allocation, and Write Around.

Date..

→ Write Allocation :-

Write Allocation :-
The address goes to RAM if Write Miss occurs.




100 | 0 | - | - | after write Allocate.

→ In write allocation data is loaded from the memory into cache and will be updated later if write back and immediately if write through.


then updated
→ Generally used with write-back

→ ② Write Around :-

→ ② Write Around :-



(Conscript) section after write around



→ Data is directly updated to main memory without disturbing Cache.

→ Better to use when the data is not being immediately used again.

Date.....

→ Virtual Memory :- It is a valuable concept that allows you to run large, sophisticated programs on a computer even if it has a relatively small amount of RAM.

→ A computer with virtual memory artfully juggles the conflicting demands of multiple programs within a fixed amount of physical memory.

→ First segment is loaded and the next replaces the first one.

→ Techniques that automatically move programs into main memory are virtual memory techniques.

→ Process -

- An instruction is referred without looking at its space requirements.

- The referenced address is virtual address.


- Virtual address → Now + SW components → Physical address

Paging

Virtual address (processor).

Virtual page no | offset

Page frame




Page table
address

Main memory

Page frame | offset

Physical address



Serial

Date.....

- Virtual memory breaks programs into fixed size blocks called pages.
- The OS lets as much as it can run the instructions in those pages.