
DMA Signal :- 7 DMA wishes to use HOLD'; HLDA

Signal indicate up that address and darta line for dara transfer.

DMA -> Dissect Memory Access

For example: For data transfer from one memory location to other memory location



Such torons fear of data would be done mangh 8085 Mp.

>DMA is IC that can face up from Such data transfer.

> How DMA 1s going to do This?

\* DMA will use MP data and address lines.

After getting the stequest from DMA thorough HOLD signal for data and address bus, Mp after finishing its current operation, will provide the Control of its address and data bus to DMA by saising HLDA (Hold acknowledgement) Signal

Address BUS AZ ODIOH

B

Data BUS M

R

R

DATA BUS M

ATO

O DIOH

O R


R

ATO

O DIOH

O DI

- 1 8085 will send address 0010H to memory.
- 2) 8085 will send RO signal.
- 3) memory will send the data AZ to up using data bus.
- @ 8085 will send address 0110H to memory.
- @ 8095 will send wir signal @ Data bus > m



## Reset Signals

RESETIN > 18 used to steset the MP.

On steset the value of PC stegistest

becomes 0000H. Also, the buses

goes into toil-state (high impedance)

Z (disconnected).

Active 1000

RESET OUT :- This is active high

Signal which indicates that the

pip has been sheet. Used to

sheet other device with Mp.

## Interrupt Signals :-

What is Interrupt in Up?.

Due to certain condition, the normal processing of up needs to be stopped to address the axised condition. This is referred as interest.

THTERRUPT CAN OCCUR IN TWO WAYS:

In 8085, Interrupt due to hardware; [RST 5:5], [RST 6:5], [RST 7:5], [INTR]
[TRAP]

RST -> Restout

TRAP -> use in emergency power failure.

Vighest priority

of TNTA = INTERRUPT ACKNOWLEGMEN.

## INSTRUCTION CYCLE:

The fetch, decode and execution of a single instanction is aftersed as one instanction cycle.

TETATE

TOUR CYCLE

MACHINE

MACHINE

CYCLE 1

TESTATE

TESTATE

TOUR CYCLE

MACHINE

CYCLE 1

TOUR CYCLE

TOUR CYCLE