## B.Tech 6th Semester (CSE) F-Scheme Examination, May-2017

## DIGITAL SYSTEM DESIGN

## Paper-EE-310-F

Tin	re allo	owed: 3 hours] [Maximum	marks : 100
No		ttempt five questions in all.Questi ompulsory and then attempt one questic	
	0)	f the four sections.	
1.	(a)	Write VHDL code for full ac	lder using
	-	behavioural modelling.	.5
	(b)	Explain operator overloading.	5
	(c)	What are generics?	5
	(d)	Differentiate between PLA and PA	L. 5
		Section-A	
2.	(a)	Explain in detail about delay mod	els used in
		VHDL.	10
	(b)	Discuss various operators used in V	HDL. 10
3.	Disc	cuss all the data objects, data types and	d classes of
		DL.	20
		Section-B	
4.	(a)	Differentiate between:	
		(i) Array and Loop	
,	•	(ii) Function and Procedure	10
<b>24324</b> -P-2-Q-9 (17)			P. T. O.

	(b)	Write VHDL code for 8:1 multiplexer using	g data		
		flow modelling.	10		
5.	(a)	Write VHDL code for 1:16 demultiplexer	using		
•		behavioural modelling.	10		
	(b)	Explain process statement.	10		
		Section-C			
6.	(a)	Write VHDL code for 4-bit SIPO register.	. 10		
	(b)	Write VHDL code for decade counter.	10		
7.	(a)	Write VHDL code for 3-bit Up-counter.	8		
	(b)	Write VHDL code for Boolean expres			
		$F=A+B\overline{C}$ using structural modelling	and		
		also implement the function using NOR-l	NOR		
		logic.	12		
		Section-D			
8.	(a)	How can ROM be used as PLA and PAL	? 10		
	(b)	Write VHDL code for ALU.	10		
9.	Writ	Write down short notes on: 7,7,6			
	(i)	FPGA			
	(ii)	CPLD			
	(iii)	GAL			